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ZUSAMMENFASSUNG 
Aufgrund des hohen Bandabstandes von SiC besitzen SiC-MESFETs ein hohe 
Duruchbruchspannung und können folglich bei hohen Versorgungsspannungen 
betrieben werden. Darüber hinaus besitzen sie eine hohe 
Elektronensättigungsgeschwindigkeit und Wärmeleitfähigkeit. Aufgrund dieser 
Eigenschaften eignen sich diese Bauelemente hervorragend für die Entwiklung von 
breitbandigen Leistungsverstärkern bis in den unteren GHz-Bereich. In dieser Arbeit 
wird ein neues empirisches Modell für SiC MESFET vorgeschlagen. Ein kommerziell 
erhältlicher, gehäuster MESFET Typ (CREE CRF24010) wird für die Entwicklung 
des Modelles verwendet. Messungen wurden sowohl in Arbeitspunkten mit als auch 
ohne Vorspannung durchgeführt um die Gleichungen und Parameter abzuleiten. Die 
“Cold FET“ Technik wurde verwendet um die parasitären extrinsischen Elemente zu 
bestimmen, während die arbeitspunktabhängigen Elemente des Modelles analytisch 
bei mehreren Arbeitspunkten bestimmt wurden. Nichtlineare Gleichungen für die 
arbeitspunktabhängigen Elemente wurden ebenfalls abgeleitet. Das so entwickelte 
Modell für den SiC MESFET wurde sowohl hinsichtlich des Kleinsignal als auch des 
Großsignalverhaltens überprüft. Fünf verschiedene Generationen von Breitband-
Leistungsverstärkern wurden auf Grundlage des entwickelten Modelles 
implementiert. Dabei wurde keinerlei Impedanztransformator eingesetzt. Eine 
neuartige breitbandige Biasstruktur wurde entwickelt, um gute Isolation und geringe 
Verluste über die angestrebte Bandbreite zu erreichen. Die Anpassungsnetzwerke an 
Eingang, Ausgang und zwischen den Stufen sowie die Parallel-Rückkopplung wurden 
mit Hilfe von Mikrostreifenleitungstechnik realisiert um die Bandbreite zu erhöhen 
und die Stabilität zu verbessern. Als erste Generation wird ein einstufiger 5 Watt 
Leistungsverstärker mit einem SiC MESFET entworfen und aufgebaut, der den 
Frequenzbereich von 10 MHz bis 2,4 GHz abdeckt. Eine Leistungsverstärkung von 
6 dB, 37 dBm Ausgangsleistung, 33% PAE und 52 dBm OIP3 wurden erreicht. Ein 
zweistufiger Leistungsverstärker mit hoher Verstärkung für die selbe Bandbreite, der 
einen GaAs und einen SiC MESFET in Kaskade verwendet, wurde ebenfalls 
aufgebaut. Typische Werte von 23 dB Leistungsverstärkung, 37 dBm 
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Ausgangsleistung, 28 % PAE und 47 dBm OIP3 wurden erreicht. Der Einfluss der 
Treiberstufe auf die Leistungs- und Linearitätseigenschaften der zweiten Generation 
wurde untersucht. Basierend auf SiC Chips wurden die dritte und vierte Generation in 
Form von einstufigen und zweistufigen ultra-breitband Leistungsverstärkern 
implementiert, die das Frequenzband von 1 MHz bis 5 GHz abdecken. Der Einfluss 
des GaAs FET Treibers in der vierten Kategorie auf die Gesamteigenschaften wurde 
ebenfalls diskutiert. Unter Einsatz der Rückkopplungs-Kompensationstechnik wurde 
ein schmalbandiger 10 W Leistungsverstärkerentwurf mit hoher Verstärkung, 
basierend auf einem SiC Chip, als fünftes Beispiel vorgestellt. Alle Leistungs- und 
Linearitäts-Ergebnisse wurden über das gesamte Frequenzband ermittelt. Die 
Entwurfsprozedur wird detailliert beschrieben und die Ergebnisse werden diskutiert 
und ausführlich mit den Simulationen verglichen. 
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ABSTRACT 
SiC MESFETs have an enormous potential for realizing high-power amplifiers at 
microwave frequencies due to their wide band-gap features of high breakdown field, 
high electron saturation velocity and high operating temperature. In this thesis, a new 
empirical model for SiC MESFET is proposed. A commercially packaged high power 
MESFET device (CREE CRF24010) is adopted for the model development. Both hot 
and cold bias condition measurements are performed to derive equations and 
parameters. Cold FET technique is used to extract the parasitic extrinsic elements 
whereas the bias-dependent model elements are extracted analytically from multiple 
bias points. Nonlinear equations for the bias dependent elements are derived, too. The 
derived model for the SiC MESFET has been verified in small signal as well as large 
signal performances. Five different generations of broadband power amplifiers based 
on the developed model have been implemented. No impedance transformer was used 
at all. A novel broadband choke structure has been developed to obtain good isolation 
and low loss over the desired bandwidth. Input, interstage and output matching 
networks and shunt feedback topology have been designed based on microstip 
technique to increase the bandwidth and improve the stability. In the first generation, 
a single stage 5-watt power amplifier using a SiC MESFET covering the frequency 
range from 10 MHz to 2.4 GHz is designed and fabricated. A power gain of 6 dB, 
37 dBm output power, 33 % PAE and 52 dBm OIP3 have been achieved. A high gain 
two stage power amplifier covering the same bandwidth using a GaAs- and a SiC- 
MESFET in cascade also has been fabricated. Typical values of 23 dB power gain, 
37 dBm output power, 28 % PAE and 47 dBm OIP3 have been obtained. The impact 
of the driver stage on power and linearity performances of the second generation has 
been discussed. Based on SiC Chip, the third and the fourth generation represent ultra 
wideband single stage and two stage power amplifiers, covering the frequency band 
from 1 MHz to 5 GHz have been simulated. Small signal and harmonic balance 
simulations based on ADS have been introduced. The impact of the GaAs FET driver 
in the fourth category on the overall performances also has been discussed. Using 
feedback compensation technique, a 10-W narrow band high gain power amplifier 
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design based on SiC Chip has been presented as a fifth example. All power and 
linearity results were obtained over the whole frequency band. The design procedure 
is given in detail and the results are being discussed and compared with simulations 
extensively. 
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CHAPTER ONE 
INTRODUCTION 
The demand for power amplifiers has been continually increasing over the last 
decade. The requirements include aspects of high power level, high efficiency, high 
linearity and high operating frequency and the relative importance of each of these 
features is application specific [1 - 3]. One major trend is the continuous demand for 
more power over a very wide bandwidth. Unfortunately, the existing technologies 
have struggled to satisfy the higher demand. GaAs-based power devices have been 
very reliable workhorses at high frequencies especially in the microwave spectrum. 
However, their power performances have already been pushed close to the theoretical 
limit [4]. 
Under such circumstance, wide band-gap semiconductors with an order of 
magnitude or so higher breakdown voltage along with excellent thermal properties 
began to emerge. High breakdown voltage makes low operating current and high 
internal impedance possible. High internal impedance in turn can simplify impedance 
matching and result in efficient power coupling and broad bandwidth. Further, the 
performance of these transistors does not degrade drastically under elevated 
temperatures (unlike conventional GaAs and silicon devices). Therefore, we expect 
RF power amplifiers made of these transistors to have uniform performance 
characteristics over both a wide bandwidth and a wide temperature range. Such 
amplifiers are very desirable for applications in measurement equipment, aerospace 
and military systems that involve frequency hopping or spread spectrum operation 
under a fluctuating ambient temperature [5 - 7]. 
The interest in power amplifier design based on SiC MESFETs necessitates the 
development of accurate large signal models that can predict the maximum output 
power level, achievable power added efficiency (PAE) and other nonlinear 
phenomena over the whole operating frequency range, using harmonic balance (HB) 
simulation. Empirical table-based models of MESFET are the most widely used 
models in nonlinear circuit simulators today which have the important advantage of 
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flexibility and high computation efficiency. A lot of empirical models suitable for the 
simulation of MESFET in nonlinear circuits have been developed. In this approach, 
the tabulated data that represent the extracted nonlinear elements of the small signal 
model are mathematically transformed into spline functions which should be 
differentiable to a high order of derivatives in order to ensure a correct description of 
harmonics and convergence with harmonic balance simulations. 
In order to achieve a higher output power level, a large periphery device would 
be required. The lowered impedance levels of the devices would represent more 
difficulty in the design of the matching networks. Generally speaking, the ratio for 
each matching circuit should be less than 1.5 in order to achieve larger than 3:1 
bandwidth. Multisection matching networks would be necessary to achieve the 
desired bandwidth, resulting in more complex and lossy matching networks [8], [9]. 
In this work, impedance transformation is demonstrated based on multisections of 
microstrip elements. The output matching network is implemented based on the 
simulated load pull data for maximum output power. Input, and interstage matching 
networks are designed for maximum gain. Feedback technique is used to flatten the 
gain ripple and improve the stability of the device. A novel DC biasing network is 
developed with very low loss to meet the wide frequency band. [11], [70]. 
With the power density advantage of the SiC MESFETs technology and the novel 
approaches to the challenges of the broadband power amplifier design, we have 
successfully designed five categories of SiC power amplifiers; two of them have been 
fabricated and measured. All simulations in this work have been accomplished based 
on ADS2003A from Agilent while the design fabrication has been done based on 
microstrip materials R4003 from Rogers. 
This thesis includes seven chapters. First chapter is the introduction of the thesis; 
it describes the background of the research and defines the objective of the thesis. 
Chapter 2 reviews the fundamentals of the power amplifier, design considerations, 
distortion in amplifiers and how to measure it and some of power amplifier classes 
have been also described. 
Chapter 3 introduces an accurate small signal parameter extraction procedure. 
Extrinsic parameters in both pinch-off and forward bias modes are extracted using 
cold FET technique whereas the intrinsic parameters are being extracted analytically 
at various bias points. 
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Chapter 4 presents the model incorporating empirical expressions for DC, 
capacitance and frequency dispersion modeling. Accuracy of the new model will also 
be verified. A model developed by Cree for the packaged transistor CRF24010 is 
compared in its performance to the proposed model. 
Chapter 5 introduces the design procedure in 3 steps. First, the selection process 
leading to the power transistor, which fulfils the design requirements, is described. 
The development of the DC biasing networks that meet the desired bandwidth is 
considered in the next step while the third one deals with input, output and interstage 
matching networks as well as shunt feedback circuit design resulting in the required 
broadband characteristic. 
In chapter 6, simulations and measurements of the implemented amplifiers are 
given and discussed. Small-signal gain, stability factor and matching over the 
frequency band are introduced, and power performances (PAE, output power and 
power gain) are presented. Two-tone measurements at frequency spacing of 200 kHz 
have been performed, too. AM−AM and AM−PM conversion data are introduced and 
discussed at the end of the chapter. 
Chapter 7 concludes the thesis with the achievements summary and suggestions 
for the future work. 
Appendix A introduces a brief analysis for intermodulation distortion in power 
amplifiers. Appendix B presents the two-port intrinsic Y-parameters extraction in 
terms of the measured S-parameters. Small signal gain determination based on the 
value of the feedback resistance is presented in appendix C. 
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CHAPTER TWO  
POWER AMPLIFIER 
FUNDAMNENTALS 
The RF power amplifier (PA), a critical element in transmitter units of 
communication systems, is expected to provide a suitable output power at a very good 
gain with high efficiency and linearity. The output power from a PA must be 
sufficient for reliable transmission. High gain reduces the number of amplifier stages 
required to deliver the desired output power and hence reduces the size and 
manufacturing cost. High efficiency improves thermal management, battery lifetime 
and operational costs. Good linearity is necessary for bandwidth efficient modulation. 
However, these are contradicting requirements and a typical power amplifier design 
will require a certain level of compromise. There are several types of power 
amplifiers, which differ from each other in terms of linearity, output power or 
efficiency. In this chapter, we present an overview on power amplifiers; design 
considerations, distortions in power amplifiers and how to measure them. The last 
section introduces a number of PA classes that meet either high efficiency or linearity. 
2.1 Power Amplifier Design Considerations 
The beneficial method is to characterize the properties of MESFETs through its 
two-port scattering parameters matrix (S-parameters), which is widely used in 
RF/microwave theory. This approach works very well under steady state and small-
signal approximation. As it is known when dealing with power amplifiers this 
approximation is not valid because the amplifier operates over a nonlinear region. 
Therefore, some other techniques have to be presented to conduct the appropriate 
design. Harmonic balance (HB) analysis is utilized as a method to characterize PA. 
Anyhow, small signal S-parameters may still be used when designing a class A 
amplifier with sufficient precision. Here the signal amplification is largely restricted 
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to the linear region of the transistor. However, the small-signal S-parameters become 
progressively unsuitable for class AB, B, or C amplifiers, due to changes in the 
transfer characteristic of the device (it is not possible to assume anymore that 
transconductance is constant) [12]. In other words, when the power of the input signal 
reaches a certain level, the amplifier saturates and starts clipping the output signal. 
The consequence is the generation of spurious frequencies that invokes distortion of 
the fundamental signal and power losses. As a result, the specific properties for 
evaluation of PAs as well as typical properties must be considered. 
2.1.1 Output Power 
There are two concepts of power for RF/microwave circuits: available and 
dissipated power. Available or transferable is the maximum power, which is 
accessible from a source. The maximum available power is obtained from the source 
if the input impedance of the device equals the conjugate of the source impedance 
(Zin = Zs*) [13]. Therefore, the maximum available power as a function of frequency 
can be expressed as: 
{ } ,)(Re
)(
8
1)(
2
ω
ω=ω
S
S
av Z
V
P            (2.1) 
where VS(ω) is the peak value of a sinusoidal voltage applied to the input. Re{ZS(ω)} 
is the real part of the source impedance. The dissipated or transferred power is the 
power dissipated in a load [14]. It can be expressed as: 
{ } ,)(Re
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2
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2
ω
ω=ω
L
L
d Z
V
P            (2.2) 
where VL(ω) is the peak value of the sinusoidal output voltage. Re{ZL(ω)} is the real 
part of the load impedance. The more practical representation for output power in 
terms of class A PA is; 
,
8
1
2
1
maxmax IVIVP DDout ==           (2.3) 
where Imax = 2 ID,  Vmax = 2 VDS are maximum drain current and voltage. 
2.1.2 Power Gain and Stability 
Power gain is the ratio of the power delivered to an arbitrary load (PL) to the 
power delivered to the network by the source (PS). It is a function of the load 
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reflection coefficient (ΓL) and the S-parameters of the network and it is independent 
of source reflection coefficient. This can be expressed as shown in the following 
formula: 
S
L
P P
P
G =               (2.4) 
The stability of a small-signal RF amplifier is ensured by deriving a set of S-
parameters from measured data or a linear model, and then establishing the value of 
the K factor stability parameter. If the K factor is greater than unity, at the frequency 
and bias level in question, then expressions for matching impedances at input and 
output can be evaluated to give a perfect conjugate match for the device. Amplifier 
design in this context is mainly a matter of designing matching networks, which 
present the prescribed impedances over the necessary specified bandwidth. If the K 
factor is less than unity, negative feedback or lossy matching must be employed in 
order to maintain an unconditionally stable design (as will be discussed later in 
chapter 5). 
There are cases where a device has a very high K factor value, but very low gain 
in conjugate matched condition. The physical cause of this can be traced to a device, 
which has gain roll-off due to carrier-mobility effects, rather than parasitics. In such 
cases, introduction of some positive feedback reduces the K factor and increases the 
gain in conjugately matched conditions, while maintaining unconditional stability. 
2.1.3 Efficiency 
Efficiency is a critical factor in PA design. Three definitions of efficiency are 
commonly used. Drain efficiency is defined as the ratio of RF output power to DC 
input power: 
dc
out
P
P=η               (2.5) 
Power-added efficiency (PAE) incorporates the RF drive power by subtracting it 
from the output power, i.e. 
dc
inout
P
PP
PAE
−=            (2.6) 
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PAE gives a reasonable indication of PA performance when gain is high. An 
overall efficiency such as Pout / (Pdc + Pin) is useable in all situations. This definition 
can be varied to include driver DC input power, the power consumed by supporting 
circuits, and anything else of interest. 
2.1.4 Linearity 
The need for linearity is one of the principal drivers in the design of modern 
power amplifiers. Nonlinearities cause imperfect reproduction of the amplified signal, 
resulting in distortion and splatter. In the next section, a variety of distortion in PAs 
will be discussed. Measures of distortion include 1 dB compression point representing 
the amplitude distortion, intercept point representing the intermodulation distortion, 
and amplitude to phase (AM−PM) conversion representing the phase distortion will 
also be presented. 
2.2 Distortion in Power Amplifiers 
This section presents the various forms of RF amplifier distortion: single-tone 
(harmonic distortion), two-tone (intermodulation distortion), phase distortion and 
other spurious distortions. 
2.2.1 Harmonic distortion 
An ideal amplifier will have a linear transfer characteristic, where the output 
voltage would be a scalar multiple of the input voltage, that is, 
Vout(t) = K1 Vin(t)           (2.7) 
where K1 is the voltage gain of the amplifier. The output spectrum from such an 
amplifier will be identical to that of the input and no new (extra) frequency 
components will be introduced neither within nor outside the amplifier bandwidth as 
shown in figure 2.1. 
However, practical amplifiers are nonlinear devices. A simple form of amplifier 
nonlinearity may be illustrated (for example) by the addition of a second order term to 
the transfer characteristic given by (2.7) as 
)()( 221 tVKtVKV ininout +=           (2.8) 
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Figure 2.1. Frequency response of an ideal amplifier: a) at the input, b) at the output. 
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Figure 2.2. A frequency spectrum for the input and output of a nonideal amplifier. 
 
This nonlinear amplifier will introduce extra frequency components, which will 
appear at two times the original frequency. This gives rise to the term second 
harmonic distortion used to describe the form of nonlinear distortion introduced by 
the second-order term in the transfer characteristic, as shown in figure 2.2. 
Examination of the amplitude of the second harmonic component indicates that it will 
increase in proportion to the square of the input signal (and also in proportion to the 
constant, K2). The amplitude of the fundamental frequency component, however, will 
only increase in proportion to the voltage gain, K1. As a result, the amplitude of the 
second harmonic will increase at a greater rate than that of the fundamental 
component with increasing input level and at some input level both the fundamental 
and the second order harmonic will have the same output level, which is referred to as 
second harmonic intercept point. Note that a second order characteristic produces 
harmonic distortion but it does not produce in-band intermodulation distortion (see 
below). This is an important difference between even-order and odd-order 
nonlinearities, even-order nonlinearities do not generate in-band intermodulation 
distortion. 
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2.2.2 Intermodulation Distortion 
Intermodulation distortion is a nonlinear distortion characterized by the 
appearance in the output of a device, of frequencies that are linear combinations of the 
fundamental frequencies and all harmonics present in the input signals (see appendix 
A for details) [15]. A very common procedure to measure the intermodulation 
distortion is by means of a two-tone test. In a two-tone test a nonlinear circuit is 
excited by two closely spaced input sinusoids. This would result in an output 
spectrum consisting of various intermodulation products in addition to the amplified 
version of the two fundamental tones and their harmonics as shown in figure 2.3. If f1 
and f2 are the fundamental frequencies then the intermodulation products are seen at 
frequencies given by  
fIMD = ± m f1 ± n f2            (2.9) 
The ratio of power in the intermodulation product to the power in one of the 
fundamental tones is used to quantify intermodulation. Of all the possible 
intermodulation products usually the third order intermodulation products (at 
frequencies 2 f1-f2 and 2 f2-f1) are typically the most critical as they have the greatest 
power. Furthermore they often fall into the receiver pass band making it difficult to 
filter them out. 
f1 f2 f1 f2
IMD3
Gain
2f2-f12f1-f2 3f2-2f13f1-2f2
 
Figure 2.3. Graphical concept of intermodulation distortion. 
 
2.2.3 Phase Distortion 
Most practical amplifier circuits exhibit memory effects because of storage 
elements such as capacitors and inductors. In this case, phase distortion can arise from 
capacitive or inductive nonlinearities. This is commonly referred to as amplitude-
modulation-to-phase modulation (AM−PM) conversion. By applying a single-tone 
signal at the input of a nonlinear amplifier, the fundamental component at the output 
can be given by the form [16]: 
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( )tBeA j ωθ cos)( +            (2.10) 
The amplitude of equation (2.10) consists of a first order component, A, and a 
third order component, Bejθ, where θ is the phase difference (due to nonlinear 
capacitances) between the two components. 
Addition of the two phasors, linear and third order, leads to a phasor with a new 
angle. This new angle is dependent on variations of the input signal amplitude. As a 
result, changes in input amplitude give rise to changes in angle of the linear 
component of the output signal. This mechanism is called AM−PM conversion. Since 
the third order component rises three times faster than the first order output 
component on a logarithmic scale, AM−PM conversion will be most serious as the 
circuit is driven into saturation. Figure 2.4 illustrates AM−AM and AM−PM 
conversions on a sinusoidal signal in three cases: only amplitude conversion 
(Figure 2.4 (a)), only phase conversion as in case (b), and the superposition of two 
conversions as in figure 2.4(c). 
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Figure 2.4. (a) AM−AM conversion, (b) AM−PM conversion, (c) combination of AM−AM 
and AM−PM conversion. 
 
2.2.4 Spurious Distortion 
Some signals appear at the output of an amplifier and they have no obvious 
relationship to the input signals being amplified. They may appear and disappear 
randomly and may change frequency and level. Such signals are referred to as 
spurious products and consist of parasitic and sub-harmonic oscillations together with 
unwanted external interference. 
2.3 Measures of Distortion 
In order to get a better understanding of the level of nonlinear distortion of a 
circuit, measures are defined which characterize nonlinear behaviour of the circuits. 
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Two commonly used measures to describe nonlinearities of a circuit are 1 dB 
compression point and third order intercept point (IP3). Simple test signals such as 
those described in the previous section are commonly used to test the device for 
linearity and find these measures. First, the 1 dB compression point as a measure for 
gain (output power) compression will be discussed. 
2.3.1 1 dB Compression Point 
The 1 dB compression point is defined as the power gain where the saturation of 
the device (caused by nonlinearities) reduces the power gain by 1 dB over the small 
signal linear power gain [17]. This is the point where the gain is no longer in the 
linear area, and the component/system is starting to compress. It is useful to know the 
1 dB compression point of any component or system, since this parameter determines 
the maximum input power which can be supplied to the amplifier and still have a gain 
that can be considered constant with respect to power level. As discussed in 
section 2.2, harmonic and intermodulation distortion (when multiple input frequencies 
are present) occur when the DUT starts to saturate. Figure 2.5 shows two different 
ways of displaying the same compression behaviour. Referring to the plot of Pout 
versus Pin, the compression can be seen to begin at the point where the data deviates 
from a linear 1:1 slope line. The second display method is to plot the gain versus input 
power. Compression can be seen to begin where the data drops below a constant 
valued gain, and the 1 dB compression point can be deduced as the point where the 
gain has dropped 1 dB, compared to the reference level. 
P o
ut
(d
Bm
)
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Pin (dBm)Linear Quasi-
Linear
Nonlinear
1 dB
1 dB
Figure 2.5. 1 dB compression point. 
1 dB Pout
1 dB Gain
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2.3.2 Intercept Point 
The intercept point is the point where the slope of the fundamental linear 
component meets the slope of the intermodulation products on a logarithmic chart of 
output power versus input power. The intercept point can be input or output referred. 
Input intercept point represents the input power level for which the fundamental and 
the intermodulation products have equal amplitude at the output of a nonlinear circuit. 
In most practical circuits, intermodulation (IM) products will never be equal to the 
fundamental linear term because both amplitudes will compress before reaching this 
point. In those cases intercept point is measured by a linear extrapolation of the output 
characteristics for small input amplitudes. Since the third order intermodulation 
products, among the IM products, are of greatest concern in power amplifier design, 
the corresponding intercept point called the third order intercept point (IP3) is an 
important tool to analyze the effects of third order nonlinearities. In fact, intercept 
point serves as a better measure of linearity in comparison to intermodulation 
products as it can be specified independent of the input power level [18]. 
OIP2
OIP3
P
ou
t  (
dB
m
)
Pout 1:1
IM2 2:1
IM3 3:1
Pin (dBm)
IIP3 IIP2
 
 
Figure 2.6. Graphical intercept point concept. 
 
2.4 Power Amplifier Classes 
RF power amplifiers are commonly designated as classes A, B, C, D, E, and F 
[19]. All but class A employ various nonlinear, switching, and wave-shaping 
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techniques. Classes of operation differ not only in the method of operation and 
efficiency, but also in their power-output capability. 
2.4.1 Class A 
Class A is the simplest power amplifier type in terms of design and construction. 
The Class A amplifier has a conduction angle of 2π radians or 360°. Conduction angle 
refers to the time period for which a device is conducting. Thus a conduction angle of 
360º tells us that in Class A operation the device conducts current for the entire input 
cycle. Class A amplifiers are considered to be the most linear since the transistor is 
biased in the center of the load line to allow for maximum voltage and current swings 
without cut-off or saturation (Figure 2.7). However the problem with Class A 
amplifiers is their poor efficiency. This is because the device is draining current at all 
times which translates to higher power loss. In fact it can be shown that the maximum 
efficiency achievable from a Class A power amplifier is only 50% [19]. However, this 
is a theoretical number and the actual efficiency is typically much less. In fact 
commercial Class A amplifiers have efficiencies as low as (20 - 30 %). Hence Class A 
amplifiers are usually only used in places where linearity is a stringent requirement 
and where efficiency can be compromised as in the initial stages of a multi-stage 
power amplifier. 
 
VGS
ID
Class A bias
Vth
(b)(a)
Vin
Vth
 
 
Figure 2.7. Class A PA: (a) input waveform, (b) bias point. 
 
2.4.2 Class B 
The transistor is biased at the threshold voltage point of the transistor for Class B 
operation (Figure 2.8). Hence there is a current flowing at the output of the device 
only when there is a signal at the input. Moreover the device would conduct current 
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only when the input signal level is greater than the threshold voltage. This occurs for 
the positive half cycle of the input signal and during the negative half cycle the device 
remains turned off. Hence the conduction angle for Class B operation is 180º or π 
radians. Due to this behaviour, there is a large saving in the power loss. It can be 
shown that the maximum theoretical efficiency achievable with Class B operation is 
about 78.5% [19]. Commercial Class B amplifiers typically have an efficiency of 50-
60%. However, the increased efficiency comes at the cost of reduced linearity. The 
reduction in the output power occurs because the output current flows for only one 
half cycle of the input signal. The poor linearity is primarily attributed to an effect 
called the crossover distortion [19]. Whenever the transistor is turned on (at the start 
of positive half cycle) and turned off (at the start of negative half cycle) the transistor 
does not change abruptly from one state to the other. Instead the transition is gradual 
and nonlinear, and results in an offset voltage. This voltage alters the output 
waveform (crossover distortion) thereby reducing the linearity. Sometimes a class B 
amplifier is realized in “push-pull” configuration. In this configuration the two 
transistors are driven 180° out-of-phase so that each transistor is conducting for one 
half cycle of the input signal and turned off for the other half cycle. 
 
VGS
ID
Class B bias
Vth (b)(a)
Vin
Vth
 
 
Figure 2.8. Class B PA: (a) input waveform, (b) bias point. 
 
2.4.3 Class AB 
The crossover distortion effect in Class B amplifiers can be minimized by biasing 
the gate in a way to produce a small quiescent drain current. This leads to the type of 
amplifiers called Class AB, where the transistor is biased above the threshold voltage 
but below the center of the load line (Figure 2.9). Class AB amplifier operation, as the 
name suggests, can be considered to be a compromise between Class A and Class B 
 
 
Page  15 T U  B E R LIN    
M
IC
R
O
W
A IN
G
  LA
B
 VE E
NGINEER
Ahmed Sayed                                                                  Power Amplifier Fundamentals
 
operation. The conduction angle of a Class AB amplifier lies between 180º and 360º. 
By varying the conduction angle the amplifier can be made to behave more like a 
Class A or Class B amplifier. Hence the theoretical maximum efficiency of a Class 
AB amplifier is between 50% and 78.5%. Commercial Class AB amplifiers typically 
have much lower efficiencies in the order of 40-55%. A trade-off between linearity 
and efficiency can be achieved by simply changing the gate bias. Class AB amplifiers 
can also be realized in push-pull configurations even though single transistor 
configuration is preferred for high frequency linear operation. 
 
VGS
ID
Class AB bias
Vth (b)(a)
Vin
Vth
 
 
Figure 2.9. Class AB PA: (a) input waveform, (b) bias point. 
 
2.4.4 Class C 
A Class C power amplifier is a nonlinear power amplifier used in places where 
linearity is not a requirement and high efficiency is highly desired. Class C amplifiers 
are widely used in constant envelope modulation systems where linearity is not 
required. The transistor is biased below threshold for Class C operation and hence the 
device conduction angle varies from 0º to 180º (see figure 2.10). When a voltage 
signal is applied to the input, the transistor conducts only for the period of time when 
the input signal is greater than the threshold voltage. The transistor remains switched 
off at all other times. Since only a portion of the positive input voltage swing takes the 
device into the amplifying region the output current is a pulsed representation of the 
input. Due to this pulsed output current the input and output voltages are not linearly 
related. Thus the amplitude of the power amplifier output is highly distorted. The 
efficiency of a Class C amplifier depends on the conduction angle. The efficiency 
increases for decreasing conduction angle. The maximum theoretical efficiency of a 
Class C power amplifier is 100%. However this is obtainable only for a conduction 
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angle of 0º, which means that no signal is applied and this condition is of no interest. 
Commercially Class C amplifiers typically show an efficiency of 60% or more. 
VGS
ID
Class C bias
Vth (b)(a)
Vin
Vth
 
 
Figure 2.10. Class C PA: (a) input waveform, (b) bias point. 
 
2.4.5 Class D 
Class D PAs use two or more transistors as switches to generate a square drain-
voltage waveform. Referring to the schematic diagram shown in figure 2.11, a series-
tuned output filter passes only the fundamental-frequency component to the load, 
resulting in power outputs of (8/π2)VDD2/RL for the transformer-coupled 
configuration. Current is drawn only through the transistor that is on, resulting in a 
100-percent efficiency for an ideal PA. A unique aspect of class D (with infinitely fast 
switching) is that efficiency is not degraded by the presence of reactance in the load. 
Practical Class D PAs suffer from losses due to saturation, switching speed, and drain 
capacitance. Finite switching speed causes the transistors to be in their active regions 
while conducting current. Drain capacitances must be charged and discharged once 
per RF cycle. The associated power loss is proportional to VDD3/2 and increases 
directly with frequency [20]. Class-D PAs with power outputs of 100 W to 1 kW are 
readily implemented at RF, but are seldom used above lower VHF because of losses 
associated with the drain capacitance. Recently, however, experimental Class-D PAs 
have been tested with frequencies of operation as high as 1 GHz [21]. 
2.4.6 Class E 
Class E employs a single transistor operated as a switch (Figure 2.12). The drain 
voltage waveform is the result of the sum of the DC and RF currents charging the 
drain-shunt capacitance. In optimum class E, the drain voltage drops to zero and has 
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zero slope just as the transistor turns on. Figure 2.13 shows the corresponding input 
and output waveforms in this case. The result is an ideal efficiency of 100 percent, 
elimination of the losses associated with charging the drain capacitance in Class D, 
reduction of switching losses, and good tolerance of component variation. 
 
L C
RL
VDD
Vin
M2
M1
ID2
VD2
(a) (b)  
Figure 2.11. Class D PA: (a) circuit implementation, (b) ideal drain voltage and current 
waveforms. 
 
Rout
Vout
VDD
Vin
L1 C1
L2
VD
 
Figure 2.12. Class E PA implementation. 
 Vin VD ID Vout
 
Figure 2.13. Class E PA waveforms. 
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However, variations in load impedance and shunt susceptance cause the PA to 
deviate from optimum operation [22, 23], but the degradations in performance are 
generally no worse than those for class A and B. 
2.4.7 Class F 
Class F amplifiers are usually considered as very high efficiency (80% or more 
power-added efficiency) amplifiers where the high efficiency is obtained through the 
use of harmonic traps (L-C filters or quarter-wavelength transmission lines), which 
provide suitable terminations (either open or short) for the generated harmonics (see 
figure 2.14). By doing this, a distorted wave drain voltage is produced (Figure 2.15). 
Since only a drain voltage or a drain current exists at any given time, the power 
dissipation is ideally zero resulting in 100% theoretical efficiency. These very high 
efficiency values are usually associated with poor linearity. However the linearity can 
be improved to meet the design standards but compromising on efficiency. 
L1 C1 Rout
Vout
VDD
Vin
L3
C3
LD
VD
 
 
Figure 2.14. Class F PA implementation. 
 
 VDVin
Vth
Vout
 
 
Figure 2.15. Class F waveforms. 
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CHAPTER THREE 
SMALL SIGNAL MODELING OF 
SILICON-CARBIDE MESFETS 
The strong interest in silicon carbide (SiC) MESFETs for RF and power 
applications necessitates an accurate model that is able to predict the device 
performance. Towards large signal modeling, this chapter introduces an accurate 
small signal parameter extraction procedure. Extrinsic parameters in both pinch-off 
and forward bias modes are extracted using cold FET technique whereas the intrinsic 
parameters are being extracted analytically at multiple bias points. 
3.1 Why SiC MESFETs 
Silicon carbide (SiC) has received remarkable attention during the last decade as 
a promising device material for high temperature, high frequency, and high power 
device applications due to its high thermal conductivity and high critical field for 
breakdown. The wide bandgap energy and low intrinsic carrier concentration of SiC 
allow it to maintain semiconductor behavior at much higher temperatures than silicon 
and GaAs technologies. As temperature increases, intrinsic carriers increase 
exponentially so that undesired leakage currents grow unacceptably large, and 
eventually at still higher temperatures, the semiconductor device operation is 
overcome by uncontrolled conductivity as intrinsic carriers exceed intentional device 
doping. Depending upon specific device design, the intrinsic carrier concentration of 
silicon generally confines silicon device operation to junction temperatures less than 
300 °C. SiC’s much smaller intrinsic carrier concentration theoretically permits 
device operation at junction temperatures exceeding 800 °C [4]. 
The high breakdown field and high thermal conductivity of SiC coupled with 
high operational junction temperatures theoretically permit extremely high power 
densities and efficiencies to be realized in SiC devices. Since power is a product of 
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voltage and current, it follows that high operating voltage can result in low current 
and high internal impedance. High internal impedance in turn can simplify impedance 
matching and result in efficient power coupling and broad bandwidth. The most 
beneficial inherent material superiorities of wide bandgap materials (SiC, GaN and 
Diamond) over silicon and GaAs as listed in table 3.1 are its high breakdown electric 
field, wide bandgap energy, high thermal conductivity, and high carrier saturation 
velocity. 
The schematic structure of the MESFETs is shown in figure 3.1 [4]. It consists of 
a semi-insulating substrate, a p-type buffer layer, an n-type channel layer and an n+ 
contact layer. The current flow from the drain to the source is controlled by applying a 
negative voltage at the gate, which depletes the n-channel [24]. Principles of 
MESFET operation will be given in the next section in some detail. 
 
Property Si GaAs SiC GaN Diamond 
Bandgap, Eg (eV) 1.12 1.43 3.26 3.45 5.45 
Dielectric const. εr 11.9 13.1 10.1 9 5.5 
Electric Breakdown field, Ec (kV/cm) 300 400 2,200 2,000 10,000 
Electron mobility µn (cm2/V.s) 1,500 8,500 1,000 1,250 2,200 
Thermal conductivity, λ (W/cm.K) 1.5 0.46 4.9 1.3 22 
Saturated velocity, vsat (*107 cm/s) 1 1 2 2.2 2.7 
Table 3.1. Inherent material superiorities of wide bandgap materials over silicon and GaAs. 
+++++++++++++++
Source
Gate
Drain
N+ N+
N Active Layer
P Buffer
Si Substrate
 
Figure 3.1. Perspective of SiC MESFET Structure. 
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3.2 Principles of the MESFET Operation 
A MESFET device is a three-terminal device like any transistor [25], [26]. Since 
it is a FET, it has three electrodes drain, source, and gate as shown in figure 3.1. A 
MESFET device is biased by applying two voltages: VGS between gate and source and 
VDS between drain and source [18]. These voltages control the channel current 
between the drain and source by varying the height of the gate-depletion region and 
the longitudinal electric field. The operation can be explained qualitatively without 
going into deep physical analysis. If VGS is larger than the pinch-off voltage, three 
cases can be recognized for the IDS-VDS characteristic curve of the MESFET, low VDS 
voltage where IDS is linearly proportional to VDS, high VDS where the current is almost 
constant, and moderate VDS where IDS has nonlinear relationship of VDS. Let first 
assume that VGS = 0 and VDS is raised from zero to some low value as shown in 
figure 3.2 (a) [25]. When VGS = 0, the depletion region under the Schottky-barrier 
gate is relatively narrow, and as VDS is raised, longitudinal electric field and current 
are established in the channel. Because of VDS, the voltage across the depletion region 
at the drain end is greater than at the source end, so the depletion region becomes 
wider at the drain end. The narrowing of the channel and the increased VDS increase 
the electric field near the drain, causing the electrons to move faster. Although the 
channel depth, and in turn the channel’s conductive cross section is reduced, the net 
effect is increased current. When VDS is low, the current is approximately 
proportional to VDS. However, if the gate reverse bias is increased while the drain bias 
is held constant, the depletion region widens and the conductive channel becomes 
narrower, reducing the current. When VGS = Vp, the pinch-off voltage, the channel is 
fully depleted and the drain current is zero, regardless of the value of VDS. Thus, both 
VGS and VDS can be used to control the drain current. When the MESFET is operated 
under such bias voltages, where both VGS and VDS have a strong effect on the drain 
current, it is said to be in its linear or voltage controlled resistive region. If VDS is 
raised further, as shown in Figure 3.2 (b), while VGS is greater than the pinch-off 
voltage, the channel current increases, the depletion region becomes deeper at the 
drain end, and the conductive channel becomes narrower. The current clearly must be 
constant throughout the channel. As a result, and as long as the conductive channel 
near the drain becomes narrower, the electrons must move faster. However, the 
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electron velocity cannot increase indefinitely; the average velocity of the electrons in 
SiC cannot exceed the saturated drift velocity (2x107 cm/s). If VDS is increased 
beyond the value that causes velocity saturation (usually only a few tenths of a volt), 
the electron concentration rather than velocity must increase in order to maintain 
current continuity. Accordingly, a region of electron accumulation forms near the end 
of the gate. Conversely, after the electrons transit the channel and move at saturated 
velocity into the wide area between the gate and drain, an electron depletion region is 
formed. The depletion region is positively charged because of the positive donor ions 
remaining in the crystal. As VDS is increased further, as shown in figure 3.2 (c), 
progressively more of the voltage increase is dropped across this region to enforce the 
electrons to cross it and less is dropped across the unsaturated part of the channel. 
This region is called a dipole layer or charge domain. 
VDS
IDS
++++++++++++++++++++++++++++++++   ++++      +++      ++      +
VGS
VDS
N-Active Channel
Buffer / Substrate
S G D
-------
Dipole
Layer
+++++++++++++++++++++++++++++++
VGS
VDS
N-Active Channel
Buffer / Substrate
S G D
------
IDS
VDS
IDS
VDS
+++++++++++++++++++++
VGS
VDS
N-Active Channel
Buffer / Substrate
S G D
 
Figure 3.2. SiC MESFET operation under different VDS biasing with VGS < 0: (a) Linear 
region (VDS is very low), (b) VDS at the onset of saturation, (c) VDS is high. 
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Eventually, a point is reached where further increase in VDS is dropped entirely 
across the charge domain and does not substantially increase the drain current. At this 
point, the electrons move at saturated drift velocity over a large part of the channel 
length. When the MESFET is operated in this manner, which is the normal mode of 
operation for small-signal devices, it is said to be in its saturated region. Accurate 
models may include the effect of the charge domain in some way. Therefore, some 
models include a capacitor between the drain and the gate-source equivalent circuit to 
account for the charge domain. 
The small-signal model can be proposed based on the physical structure of the 
MESFET device. Most of the suggested models are based on the model shown in 
figure 3.3. This model is a lumped-element model, which is valid over a frequency 
range of several tens of GHz. 
S
G
D
N- La
yer
Buffe
r/
Subs
trate
Cds
Rds
gm, τ
RgdRgs
Cgs Cgd
RDRS
LS
RG
LG
LD
CPD
CPG
CPGD
 
 
Figure 3.3. MESFET model showing physical origin of elements and the corresponding 
small-signal model. 
 
The physical meaning of each element is clearly interpreted. RG is the ohmic 
resistance of the gate while RS and RD are the source and drain ohmic resistances, 
respectively. LG is the inductance of the gate while LS and LD are the inductances of 
the source and the drain metallization, respectively. Rgs is the resistance of the 
semiconductor region under the gate, between the source and the channel. Cds the 
drain-source capacitance, which is dominated by geometric capacitance and is often 
treated as a constant. Cgs and Cgd are the channel capacitances, which in general are 
nonlinear. Ids is the controlled drain-source current from which the transconductane 
gm, transit time delay τ , and output resistance Rds can be calculated. CPG, CPD and 
CPGD are the pad capacitances of gate, drain and gate-drain respectively. 
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If voltages are expected to be large enough to forward–bias or reverse avalanche 
breakdown the gate junction, one can include diodes in parallel with Cgs and Cgd. 
Because operation with gate-channel avalanche breakdown or high values of rectified 
gate current usually destroys the device, some of the model elements are nonlinearly 
dependent on the internal voltages Vgs and Vds. Others are linear, or can be 
approximated as linear elements. Ids, Cgs, and Cgd are usually nonlinear elements for 
their strong dependence on Vgs and Vds. On the other hand, the circuit model can be 
divided into two parts: the extrinsic parameters and the intrinsic parameters. The 
intrinsic parameters characterize the active region under the gate and are functions of 
biasing conditions, whereas the extrinsic parameters depend, at least to a first order 
approximation, only on the technological parameters. The intrinsic parameters include 
Cgs, Rgs, Cgd, gm, τ , Rds, and Cds whereas the extrinsic parameters include all other 
elements in the model CPG, CPD, CPGD, RG, RD, RS, LG, LD, and LS. Some of the 
intrinsic elements can be assumed linear for their weak dependence on the internal 
voltages, those elements are Rgs, τ , and Cds. In contrast, some of the intrinsic 
elements may be nonlinear if their dependence on the internal voltages is significant. 
We will discuss the significance of each element of the small-signal model in the 
following subsections. 
3.2.1 Parasitic Inductances 
The parasitic inductances are the inductances of the extrinsic part of the circuit 
model, which include LG, LD, and LS. Those inductances arise primarily from metal 
contact pads deposited on the device surface. For short gate length devices, the gate 
inductance is usually the largest of the three, although this is a function of the 
particular layout employed. The source inductance is often small. Note that these 
inductances exist for the bare Die device, so, any other inductances such as parasitic 
bond wire inductances or parasitic package inductances must also be accounted for in 
the complete circuit model of the packaged device. 
3.2.2 Parasitic Resistances 
The parasitic resistances RG, RD, and RS are also included in the extrinsic part of 
the circuit model. The resistances RS and RD are included to account for the contact 
resistance of the ohmic contacts between the metal electrodes and the N+ SiC as well 
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as any bulk resistance leading up to the active channel. The gate resistance RG results 
from the metallization resistance of the gate Schottky contact. All three resistances are 
on the order of a few ohms. Although measurements of RS and RD indicate a slight 
bias dependence in these values, they are held constant in the large-signal models 
commonly available in the commercial simulators nowadays. However, accurate 
models should take into consideration their bias dependence, especially if their values 
depend significantly on the bias voltages. All parasitic resistance values can be 
estimated either from forward DC conduction measurements or directly from S-
parameters using Cold-FET technique. However, the latter technique is preferable for 
more accurate results because it calculates the resistance values from typical high 
frequency data at the bias point of concern. 
3.2.3 Pad Capacitances 
These capacitances are also included in the extrinsic part of the circuit model. 
The pad capacitances come from the stray capacitance between the metal pads. The 
pad capacitance consists of crossover capacitance of the metal lines and the 
capacitance between the pad and the back face of the semi-insulating substrate, which 
is usually connected to the source terminal. However, the crossover capacitance is 
usually much smaller than the substrate capacitance [27]. Three pad capacitances are 
often included in the circuit model: the gate pad capacitance CPG, the drain pad 
capacitance CPD and the capacitance between the gate and drain pads CPGD. On the 
other side, pad capacitances may be placed in two different positions in the model, 
either on the most outer terminals of the model or between the corresponding parasitic 
inductances and resistances as shown in figure 3.3. Pad capacitance values depend on 
the utilized layout. Pad capacitances can be estimated either from special structures 
without the active device or directly from S-parameter measurements using an 
optimization technique. 
3.2.4 Intrinsic Capacitances 
Intrinsic capacitances are indicated in the model by Cgs, Cgd, and Cds. Cgs and Cgd 
model the change in the depletion charge with respect to the gate-source and gate-
drain voltages, respectively. Figure 3.4 shows the depletion region beneath the gate 
for a symmetric structure where the gate is located directly in the middle of the gap 
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between the source and the drain terminals. Figure 3.4(a) represents the symmetric 
bias case in which Vgs = Vgd. Figure 3.4(b) represents the case in which the gate-drain 
reverse bias is greater than the gate-source reverse bias. This case represents the 
normal MESFET bias conditions in most applications. Figure 3.4 is used to clarify the 
physics of both Cgs and Cgd. However, the discussion is also valid for any geometrical 
structure and bias conditions. The distribution of the depletion charge is symmetric 
with respect to the drain and source in Figure 3.4(a). On the other hand, the depletion 
charge extends deeper at the drain end of the gate than at the source end of the gate, 
and it also extends closer to the drain than to the source. This charge redistribution in 
the depletion region with the bias voltage variation identifies the two depletion 
capacitances Cgs and Cgd. The charge of the depletion region is shared between Cgs 
and Cgd. Thus, they should be defined carefully as:  
tconsgdV
gs
g
gs V
Q
C
tan=
∂
∂=          (3.1-a) 
tconsgsV
gd
g
gd V
Q
C
tan=
∂
∂=          (3.1-b) 
Under normal operating conditions, Vgs and Vds are the DC controlling bias 
voltages. For this reason, the gate to source capacitance is often defined as: 
tconsdsV
gs
g
gs V
Q
C
tan=
∂
∂=           (3.2) 
Equations (3.1-a) and (3.2) are not equivalent, but slightly different quantities. 
The distinction is usually minor, but can be significant if calculations are based on a 
physically based model in which the depletion charge is defined by a mathematical 
expression. When capacitance is determined by measurements or derived from 
empirical models, the capacitance definition given by equations (3.1-a) and (3.2) are 
not applied. Instead, the capacitance values are defined in terms of an equivalent 
circuit, and so, the values are determined to accurately predict the device behavior. 
Thus, it does not matter in this thesis which definition of Cgs should be taken because 
Cgs is calculated from S-parameter measurements. One might also have noticed that 
the voltages indicated in the capacitance definitions are the internal voltages, not the 
external terminal voltages.  
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Figure 3.4. Depletion region shapes for different applied bias voltages: (a) gate-source 
voltage is equal to gate-drain voltage, (b) gate-drain reverse bias is greater than gate source 
reverse bias. 
 
It is well known from depletion capacitance analysis that the depletion 
capacitance decreases as the reverse junction voltage increases. For this reason and 
under normal bias conditions, the gate-drain capacitance Cgd is considerably smaller 
in magnitude than Cgs; nevertheless, Cgd is critical for obtaining accurate S-parameter 
predictions. The drain-source capacitance Cds is included in the equivalent circuit to 
account for geometric capacitance effects between the source and drain electrodes. It 
is usually not considered to be bias dependent for the purposes of device modeling. 
3.2.5 Charging Resistance Rgs 
Although the charging resistance Rgs represents the intrinsic resistance under the 
gate between the source and the channel, it is included primarily to improve the match 
to S11. For many devices, however, the presence of RG is sufficient to match the real 
part of S11. So, for power devices Rgs is difficult to extract and is of questionable 
physical significance. The difficult discrimination between Rgs and RG in the 
extraction process will be discussed in section 3.4. 
3.2.6 Transconductance 
The intrinsic gain mechanism of the MESFET is provided by the 
transconductance. The transconductance gm is a measure of the incremental change in 
the output current Ids for a given change in the internal input voltage Vgs. The internal 
input voltage is the voltage across the gate source junction. In other words, the device 
transconductance is defined as the slope of the Ids-Vgs characteristics with the drain-
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source voltage held constant. The mathematical statement of this definition can be 
expressed as: 
tconsdsV
gs
ds
m V
I
g
tan=
∂
∂=          (3.3) 
The transconductance of the device is one of the most important indicators of the 
device quality for microwave and millimeter wave applications. When all other 
characteristics are equal, a device with high transconductance will provide greater 
gain and superior high frequency performance. The transconductance suffers from 
what is called low frequency dispersion. The low frequency dispersion is the 
phenomenon of a parameter variation at low frequencies. The low frequency 
dispersion takes place as a result of the deep levels in the device structure. So, it 
significantly depends on the semiconductor material quality and fabrication processes. 
Therefore, the transconductance varies with frequency below a frequency of about 
1 MHz. RF values of transconductance are typically 5 to 25% lower than DC values 
for a SiC MESFET. Transconductance values vary directly with gate width and 
inversely with gate length. 
3.2.7 Transit Time 
The transconductance cannot respond instantaneously to changes in the gate-
source voltage. The delay inherent to this process is described by the transit time 
(transconductance delay) τ . Physically, the transconductance delay represents the 
time it takes for the charge to redistribute itself after a fluctuation of the gate voltage. 
Typical values of τ are on the order of 1 psec. From physical considerations, transit 
time is expected to decrease with decreasing gate length. 
3.2.8 Output Resistance 
The output resistance Rds is the incremental resistance between drain and source, 
and it is more convenient to be explained in terms of its reciprocal, the output 
conductance gds. The output conductance is a measure of the incremental change in 
output current Ids with the output voltage Vds. So, it can be defined as the slope of the 
Ids-Vds characteristics with the gate-source voltage held constant. Mathematically, the 
output conductance and resistance can be defined by 
  
Page 30  T U  B E R LIN    
M
IC
R
O
W
A RIN
G
  LA
B
 VE ENGINEE
SS Modeling of Silicon Carbide MESFETs                                               Ahmed Sayed
 
tconsgsVds
ds
ds
ds V
I
R
g
tan
1
=
∂
∂==         (3.4) 
The output conductance of the device is an important characteristic in analog 
applications. It plays a significant role in determining the maximum voltage gain 
attainable from a device and is extremely important for determining optimum output 
matching properties. In general, it is desirable to have a device with extremely high 
output resistance, or equivalently, low output conductance. The low frequency 
dispersion is more significant in output conductance than in the transconductance. The 
RF output conductance can be more than 100% higher than the DC output 
conductance. The RF values for both transconductance and output conductance are of 
primary concern for small-signal modeling applications while both RF and DC values 
are important for accurate large-signal modeling. 
3.3 Small Signal Modeling and Parameter Extraction 
Figure 3.5 shows the most common MESFET model at normal bias conditions, 
i.e. the device is biased in the saturation region. Some of those elements can be 
neglected in the analysis later on. The model can be divided into two sections: the 
extrinsic element section and the intrinsic element section. The extrinsic section 
includes all extrinsic elements: CPG, CPD, CPGD, RG, RD, RS, LG, LD, and LS. The 
intrinsic section includes all the intrinsic elements: Cgs, Rgs, Cgd, Rgd, gm, τ , Rds, and 
Cds. The resistance Rgd has been added to ensure smooth transition from the 
symmetric cold model (Vds = 0) to operating points in the saturation region [27]. 
Although this element has little effect on the performance of the model and many 
authors neglect it, it was included here to present full analytical expressions. 
The main concept of the extraction process, which is employed by many 
researchers, is to remove the extrinsic element section from the measurements to end 
up with Y-parameters of the intrinsic section. The Y-parameters are the most 
convenient parameters since the intrinsic section exhibits PI topology. The simple 
analytical expressions of the Y-parameters can be used to calculate the intrinsic 
elements. 
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LG RG LDRD
LS
RS
RdsCds CPDCPG
CPGD
Rgd
Rgs
Cgs
Cgd
gm, τ
DrainGate
 
Figure 3.5. Small signal equivalent circuit of SiC MESFET. 
 
3.3.1 Determination of the Intrinsic Y-Parameters 
The process is depicted in figures (3.6- 3.9) [29]. We always start with the 
measured S-parameters (Smeas) of the device. S-parameters at the angular frequency 
(ω) are stored in the S-matrix. The S-matrix Smeas is converted to the Z-parameters 
matrix Zi3, the parasitic inductances LG and LD are subtracted as in figure 3.6. 
 
LG RG LDRD
CPDCPG
CPGD
DrainGate
LS
RS
Intrinsic FET
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Figure 3.6. De-embedding of inductances LG and LS: Smeas         Zi3. 
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Figure 3.7. De-embedding of the parasitic capacitances CPG, CPGD and CPD: Zi2       Yi2. 
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Figure 3.8. De-embedding of the resistances RG, RD and RS: Yi1       Zi1. 
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Figure 3.9. Converting of the intrinsic MESFET Z-parameters into Y-parameters: Zi       Yi. 
 
In figure 3.7 Z-parameters Zi2 are converted into Y-parameters Yi2 and the pad 
capacitances CPG, CPGD and CPD are then subtracted. The resulting Y-parameters Yi1 
are converted into Zi1 to subtract the series resistances RG, RD and RS. This is shown 
in figure 3.8. The last step in calculating Y-parameters of the intrinsic device Yi is to 
convert Zi to Yi as shown in figure 3.9: 
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++=        (3.5-d) 
In the mentioned process, we assumed that all the parasitic elements and pad 
capacitances are known either from other mathematical processes at different bias 
points or as optimized parameters. 
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3.3.2 Intrinsic Parameters in Terms of Intrinsic Y-Parameters 
All intrinsic parameters can be extracted at each frequency point in terms of Yi 
data mentioned in equation (3.6). Solving for the MESFET intrinsic parameters, refer 
to Appendix B for more details, the intrinsic parameters can be stated as [29]: 
⎟⎟⎠
⎞
⎜⎜⎝
⎛
+= iigs yy
R
,12,11
1Re                  (3.6) 
⎟⎟⎠
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3.4 A Simplified Model of the MESFET at Pinch-off Mode 
In this section, we will provide a much simpler analysis of a SiC MESFET model 
at a gate-source bias voltage less than or equal to the pinch-off voltage of the device, 
Vp, with zero drain-source bias voltage. The model itself is much simpler and seems 
to be highly symmetric; consequently, the associated analysis is much easier. At 
pinch-off voltages, the channel is closed and therefore it exhibits high resistance 
between the drain and the source. As a result, the dominant component between the 
drain and the source is Cds. 
There is no current flowing from drain to source and gm should be equal to zero. 
At pinch-off voltages, both the gate-source and the gate-drain junctions are deeply 
reverse biased; in turn Cgs and Cgd would be too small. Therefore, both Rgs and Rgd 
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can be neglected. Figure 3.10 shows the simplified model of a SiC MESFET at pinch-
off voltage with Vds = 0 and Vgs < Vp. 
 
LG RG LDRD
LS
RS
CPG
DrainGate
CPD
CPG D
CB
CB
CB
 
Figure 3.10. Simplified equivalent circuit at pinch-off mode. 
 
Moreover, as Vds = 0, the device structure is symmetric and therefore Cgs should 
be equal to Cgd. This assumption will be used later on to calculate some extrinsic 
elements. This simple model of the MESFET device at pinch-off voltage is usually 
used to calculate the pad capacitances CPG, CPGD and CPD. 
3.4.1 Determination of Pad Capacitances 
At zero drain-source bias, and for a gate voltage lower than the pinch-off voltage, 
the intrinsic capacitance under the gate cancels out. Hence, the gate-source and gate-
drain capacitances are dominated by the fringing capacitances CB attributed to the 
extension of the depleted layer at each side of the gate [32]. 
Moreover, all parasitic resistances and inductances have no influence on the 
imaginary part of the Y-parameters up to a few gigahertz (e.g. 5 GHz) since all the 
capacitances of the model are too small. As a result, one can remove the parasitic 
resistances and inductances from the model as a rational approximation. The reduced 
model in this case is shown in figure 3.11. 
 
CPG
DrainGate
CPD
CPGD
CB
CB
CB
 
Figure 3.11. Simplified equivalent circuit in the pinch-off mode at low frequencies. 
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The analytical equations of the Y-parameters are very easy to determine from the 
equivalent circuit in figure 3.11: 
Im (Y11) = ω (CPG  + 2CB / 3 + CPGD )             (3.14) 
Im (Y12) = ω (-CB / 3 - CPGD )               (3.15) 
Im (Y22) = ω ( CPD + 2 CB / 3 + CPGD )            (3.16) 
It is obvious that all imaginary parts of the Y-parameters are linearly proportional 
to the frequency. One may notice that we have three independent equations with four 
unknowns: CPG, CPGD, CPD and CB. Unfortunately, this approach is not able to extract 
the parasitic capacitances directly from the measured Y-parameters. A simple and 
accurate approach to determine the parasitic capacitances in two steps is introduced: 
1. Neglecting the effect of the parasitic capacitance CPGD for a moment, during 
which other parasitic capacitances CPG and CPD and the fringing capacitance CB can 
be simply extracted as follows: 
CB = -3 Im(Y12)/ω                   (3.17) 
CPG = Im(Y11)/ω -2 Im(Y12)/ω               (3.18) 
CPD = Im(Y22)/ω -2 Im(Y12)/ω               (3.19) 
2. Using the two-point technique, at two different frequencies the extracted 
parasitic capacitance values are used in an optimization process based on assuming a 
start value for the capacitance CPGD minimizing the error between the measured and 
simulated imaginary part of the Y-parameters. The objective function (the error 
function) should be estimated to find its minimum. The objective function can be 
written in the following form: 
( ) ( )
( )∑= ⎟⎟⎟
⎟
            (3.20) 
⎠
⎞
⎜⎜
⎜⎜
⎝
⎛ −
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2
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ImIm
ij
meas
simmeas
ij
ijij
Y
YY
ε
where  is the imaginary part of the measured Y-parameters, while 
 refers to the imaginary part of the simulated Y-parameters. If the value of 
C
)Im(
ijmeas
Y
)Im(
ijsim
Y
PGD does not result in the minimum of the objective function, the value of CPGD 
should be updated using an optimization algorithm and step 2 should be repeated. 
Otherwise, the value of CPGD can be considered as the optimum value. Figure 3.12 
shows good agreement between the simulated and measured imaginary part of Y-
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parameters at low frequencies. As a result, the optimization variable CPGD can then be 
extracted. Figure 3.13 depicts the extracted parasitic capacitances versus frequency 
according to equations (3.17-3.19). From this figure, the values seem to be constant 
along frequency (up to few gigahertz), the average values of these capacitances are 
then considered in the model [31]. 
y11
y22
y12
f (GHz)
0.5 1.0 1.50.0 2.0
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Figure 3.12. Simulated (solid lines) and measured imaginary part of Y-parameters after 
optimization process. 
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Figure 3.13. Extracted parasitic capacitances versus frequency. 
 
3.4.2 Cold FET Measurements at Forward Bias 
This case occurs when VDS = 0 and Ig >> 0. Under this bias condition, the 
transistor is a nonlinear symmetric device. The intrinsic FET model is replaced by an 
appropriate diode model that depends on external gate voltage. Figure 3.14 shows the 
simplified circuit diagram in this mode. 
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DrainGate
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Figure 3.14. Simplified equivalent circuit at forward bias. 
 
The parasitic inductances LG, LD and LS as well as the parasitic resistances RG, 
RS and RD can be determined. At this bias point, the following simplified equations 
given by [28], are valid: 
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ω++==               (3.22) 
( )DSSCD LLjRRRZ +ω+++=  22             (3.23) 
As the gate current increases, rd decreases and cj increases but the exponential 
behavior of rd versus Vgs is the dominant factor; consequently the term (rd.cj.ω ) tends 
to zero. In this case, we have 
g
d Iq
nkTr 1=              (3.24) 
For such a gate current, the capacitive effect of the gate disappears: 
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3.4.2.1  Determination of Parasitic Inductances 
The source inductance LS can be determined easily from the imaginary part of Z12 
or Z21. The drain inductance LD can then be obtained from the following equation: 
( 12221 ZZLD −= ω )                  (3.27) 
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Now, in order to extract the parasitic gate inductance LG, Eq. (3.26) can be 
reformed here as Y = m X + C, where  
2
⎟⎟⎠
⎞⎜⎜⎝
⎛−=
q
nkTcm j and SG LLC +=               (3.28) 
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Figure 3.15. Dependency of Im(Z11) on gate current (1/Ig2). 
 
This relation can be plotted at different gate currents. Using linear regression 
technique, the extrapolation of the linear relation results in sum of LS and LG at the 
intercept point of the ordinary axis as shown in figure 3.15. At this point, Ig2 tends to 
infinity. 
3.4.2.2  Determination of Parasitic Resistances 
Extraction of the parasitic resistances may be considered difficult to obtain 
directly as in the parasitic capacitances extraction where there are four unknowns (RG, 
RS, RD and RC) in three equations. Equation (3.25) can also be considered as linear 
equation. At various gate currents, the real part of Z11 is plotted versus (1/Ig). Using 
the linear regression technique, one can extrapolate the measurements along (1/Ig) to 
get the intercept point with the ordinary axis at RG + RS + RC/3. Figure 3.16 depicts 
the dependency of Re (Z11) on the gate current (1/Ig) (in circles) and the linear 
regression relation resulting in an extrapolated summation of the extrinsic resistances 
RG, RS and the channel resistance RC as Ig tends to infinity. 
 
 
Page 39  T U  B E R LIN    
M
IC
R
O
W
A RIN
G
  LA
B
 VE 
ENGINEE
Ahmed Sayed                                               SS Modeling of Silicon Carbide MESFETs
 
 
LS + LG
*103
0.4 0.80.0 1.2
0.89
0.87
0.91
X
L
L
G
S
Im
 (
Z
1
)/
ω
(n
H
)
1
1/Ig
2 (1/A2)  
Figure 3.16. Dependency of Re (Z11) on gate current (1/Ig). 
 
Dependency of channel resistance RC on gate-source voltage (VGS) has been 
studied. Hower and Bechtel [30] have estimated the sum of RD + RS at VDS = 0. 
Equation (3.23) is first modified as: 
( )
p
biGS
C
DS
V
VV
R
RRZ −−
++=
1
 Re 022                 (3.29) 
where RC0 is the independent voltage channel resistance, Vbi is the built-in 
voltage that can be extracted from Schottky diode forward bias (Ig vs VGS) at VDS = 0. 
At different positive gate-source voltages, the measured gate current (Ig) at VDS = 0 is 
shown in figure (3.17). The intercept point of its slope to the X-axis (VGS) is referred 
to Vbi. 
The procedure of Hower and Bechtel is accomplished as follows: 
1. The measured S-parameters (converted into Z-parameters) are given at 
different at VGS values between Vp and Vbi. 
2. The real parts of Z22 are then plotted versus frequency; average values along 
different VGS values were extracted. These values are plotted versus VGS. 
A nonlinear equation in the form: 
C
VV
BAVf
biGS
GS −−
+=
1
)(                   (3.30) 
can be fitted to the measured Z-parameters Re (Z22) along VGS, the constants A, B 
and C of the fitted equation that refer to RS +RD, RC0 and Vp, respectively can then be 
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extracted. Figure (3.18) illustrates the measured (in circles) and the fitted equation 
versus VGS. 
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Figure 3.17. Extraction of diode built-in voltage from forward-bias diode characteristics at 
VDS = 0. 
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Figure 3.18. Extracted values of Re (Z22) as a function of VGS between Vp and Vbi; 
measurements (circles), curve fitting function (solid line). 
 
To be sure that the extracted constants A and B are correct, linear regression 
technique can also be used here to extract these constants from the linear equation: 
xBAVf GS  )( +=                      (3.31) 
where x is given by  
α−= 1
1x  and 
p
biGS
V
VV −=α                  (3.32) 
Equation (3.31) can be plotted at various Vp’s. At the correct value of pinch-off 
voltage, a linear relation can be obtained. A and B can easily be extracted based on 
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the linear regression technique (LRT) as the intercept of the ordinary axis and the 
slope of the linear relation, respectively. This is illustrated in figure 3.19. 
The difference between RD and RS, which is defined by many authors as ∆RDS 
can simply be obtained by solving equations (3.22, 3.23) resulting in [21, 33]: 
∆RDS = |RD-RS| = |Re (Z22)-2 Re (Z12)|               (3.33) 
Now, combining this equation and the extracted (RD + RS) that are given by 
constant A from figure 3.19, both source and drain extrinsic resistances can be 
extracted. Then the channel resistance RC can be obtained from Eq. (3.22) followed 
by the extraction of parasitic gate resistance RG using Eq. (3.21). 
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Figure 3.19. Modified diagram according to Eq. (3.31) at the exact value of pinch-off voltage; 
LRT in solid line resulting in (RS + RD) extraction. 
 
Table 3.2 summarizes all extracted values for the parasitic SiC MESFET 
equivalent circuit elements.  
 
CPG 1 (pF) RG 1.2 Ω LG 0.88 (nH) 
CPD 0.6 (pF) RD 1.6 Ω LD 1 (nH) 
CPGD 0.2 (pF) RS 1 Ω LS 11 (pH) 
Table 3.2. Extracted extrinsic SiC MESFET equivalent circuit elements. 
3.5 SiC MESFET Intrinsic Parameters Extraction 
The extraction of the intrinsic small signal elements is based on the procedure 
given by Dambrine et al [29].These elements are determined from measured small 
signal parameters according to equations (3.6 – 3.13) as a function of frequency at a 
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given operating point Vgs, Vds. All extracted elements are average values over all 
measured frequency points. 
To get accurate and reliable values of the intrinsic parameters, the extracted 
values may be considered as starting values within an optimization process using 
Advanced Design System Simulation (ADS) of Agilent. Figure 3.20 illustrates the 
simulated and measured S-parameters on Smith diagram, covering the frequency band 
from 20 kHz to 4 GHz at Vgs = -7 V and Vds = 30 V. The simulated S-parameters are 
in good agreement with the measured S-parameters. Similar results were obtained at 
different bias points. The return transmission parameter S12 seems to have a relatively 
large discrepancy compared to the other parameters. This might be acceptable since 
the value of S12 is small compared to S21. All other measured and modeled S-
parameters are almost coincided which shows how reliable our extraction procedure 
is. 
S11
S22
S21 S12*100
-10
-8 -6 -4 -2 0 2 4 6 8 10-12
12
 
Figure 3.20. Measured (squares) and simulated (circles) S-parameters of SiC MESFET. 
Frequency range: 20 kHz to 4 GHz, Vds = 30 V and Vgs = -7 V. 
 
The extraction technique was applied to the measured S-parameters of the device 
at multiple Vgs and Vds bias voltages. Figure 3.21 shows the extracted nonlinear 
parameters at multiple bias points. 
Referring to Cgs diagram (Figure 3.21 (a)), the graph seems physically 
meaningful. The value of Cgs increases as Vgs increases since the reverse bias voltage 
across the gate-source junction decreases. It is well known from the junction physics 
that the depletion capacitance increases as the reverse bias voltage decreases because 
the depletion region width decreases. Also, the value of Cgs increases as Vds increases. 
The reason is, when Vds increases, the reverse bias voltage across the gate-drain 
junction increases, and in turn the gate-drain depletion width increases. On the other 
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hand, the gate-source depletion width reduces which results in higher values of Cgs. 
Since Vds does not directly affect the depletion width of the gate source junction, the 
dependence of Cgs on Vds is not strong. 
 
 
(b) (a) 
(d) (c) 
 
(e) 
 
 
Figure 3.21. Extracted nonlinear parameters as a function of internal control voltages: 
a) gate-source capacitance, b) gate-drain capacitance, c) drain-source capacitance, 
d) transconductance and e) drain-source resistance. 
 
Similar conclusions can be drawn from the Cgd plot in figure 3.21 (b). The 
behavior is perfectly the opposite to that of Cgs because increasing the depletion 
region width towards one side diminishes the depletion region width on the other side. 
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The characteristic of Cds is shown in figure 3.21 (c) which provides good evidence 
that Cds is less affected by the bias voltages specially for larger values of Vds. Many 
authors, for this reason, assume that Cds is constant. However, Cds shows declination 
with Vgs at smaller values of Vds. 
The transconductance gm is plotted in Figure 3.21 (d) which shows reduction in 
the value as Vgs decreases. The plot supports the theoretical expectations. Since all 
values of Vds are in the saturation region, the dependence of gm on Vds is very slight in 
this region. Figure 3.21 (e) explains the dependence of Rds = 1/ gds on Vgs and Vds. gds 
is highly dependent on Vgs and weakly dependent on Vds in the saturation region. This 
observation is evident from the Ids-Vds characteristic curves of MESFET devices. 
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CHAPTER FOUR 
LARGE SIGNAL MODELING OF SIC 
MESFETS 
The interest in power amplifier design based on SiC MESFET as a new 
technology necessitates the development of accurate large signal models that can 
predict the maximum output power level, achievable power added efficiency (PAE), 
intermodulation behavior and other nonlinear phenomena over the whole bias and 
frequency range, using harmonic balance (HB) simulation. This chapter presents a 
model incorporating empirical expressions for DC, capacitance and frequency 
dispersion. The accuracy of the new model will be verified in small signal as well as 
large signal performance. 
4.1 Classification of device models 
The goal in semiconductor device simulation is, of course, to maximize the 
physical accuracy and minimize the computational time and hardware required for 
performing the simulation. However, as these two demands usually are mutually 
exclusive, the complexity of the simulation model is adjusted to the minimal needs of 
the user. Simulation models can be divided into two categories: Physical models and 
empirical models. 
4.1.1 Physical models 
Physical models are based on the device physics. The model parameters are 
composed of geometrical and process parameters. The problem of physical modeling 
is that converting the semiconductor equations to voltage-current relations is not easy. 
Circuit models require currents and charges as explicit expressions of voltages and 
temperature. These functions are the solutions of the nonlinear semiconductor 
equations, and usually they do not have expressions in closed form. Several 
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approximations have to be made and accuracy is degraded. There are special device 
simulators that solve the equations in 2D or 3D, but this kind of modeling is too heavy 
for circuit simulation where the circuit can consist of thousands of devices. Physics-
based models are not very flexible. They are valid for limited device topologies. 
There are two principal types of physical models that are applied to device design 
and characterization. The most straightforward of these is based on a derivative of 
equivalent- circuit models, where the circuit element values are quantitatively related 
to the device geometry, material structure, and physical processes. The second 
approach is more fundamental in nature and is based on the rigorous solution of the 
carrier transport equations over a representative geometrical domain of the device. 
These models use numerical solution schemes to solve the carrier transport equations 
in semiconductors often accounting for hot electrons, quantum mechanics (HEMTs), 
EM, and thermal interaction. In particular, a key advantage is that physical models 
allow the performance of the device to be closely related to the fabrication process, 
material properties, and device geometry. This allows performance, yield, and 
parameter spreads to be evaluated prior to fabrication, resulting in a significant 
reduction in the design cycle (and cost). Furthermore, since physical models can be 
embedded in circuit simulations, the impact of device–circuit interaction can be fully 
evaluated. A further advantage of physical models is that they are generally 
intrinsically capable of large-signal simulation. Physical models have been 
implemented using either analytical expressions or numerical algorithms. Snowden’s 
text [34] provides a useful summary. Analytical models clearly have the advantage of 
rapid solution, requiring only modest computation (possible on a modern 
programmable calculator), whereas numerical models require a greater amount of 
computational power and effort. The speed of many numerical models is no longer 
prohibitive for CAD and models can be fully evaluated in seconds on more powerful 
desktop computers. The tradeoff between analytical models and numerical models is 
usually considered in terms of speed and accuracy—many of the analytical models 
lack the detail and fidelity of their numerical counterparts. 
Early analytical models of microwave FETs were based on derivatives of proven 
JFET models, such as that of the Lehovec and Zuleeg’s model published in 1970 [35]. 
In 1974, Pucel et al. [36] introduced a physical analytical model for MESFETs based 
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on a two-region (ohmic and saturation) description of device operation. Equivalent-
circuit element values for the intrinsic device were predicted from the model. 
Ladbrooke [37] described comprehensive physics-based equivalent-circuit models for 
MESFETs and HEMTs, taking into account surface effects and dispersive trapping 
phenomena [37] (see also [38]). Many of the analytical transistor models derive from 
charge-control analysis, originally proposed by Johnson and Rose in 1959. Ando and 
Itoh’s 1990 paper presented a more recent model for HEMTs [39]. Shur proposed an 
easily implemented analytical model for GaAs MESFETs in 1978. Delagebeaudeuf 
and Linh described an analytical treatment for early studies on HEMTs in 1982. Trew 
et al. [41], [42] reported a model that is particularly suited to large-signal 
characterization of FETs. The most common approach to physical modeling relies on 
2-D simulations, solving the drift-diffusion or energy-transport approximations for 
cross sections of the semiconductor devices. This type of model, which has been 
applied to silicon bipolar transistors, MOSFETs, MESFETs, HBTs, and HEMTs, is 
now highly developed and several commercial simulators exist. However, even with 
the advent of powerful workstations and advanced numerical techniques, this class of 
model remains relatively slow, requiring many thousands of CPU seconds to simulate 
even a small number of bias points. Recent work has focused on EM interaction with 
the device, such as in Megahed and El-Ghazaly’s work (see [42]). 
Fast numerical algorithms and models developed over the past ten years have led 
to the introduction of commercial microwave CAD software that is orders of 
magnitude faster than earlier physical models. An important example of this class of 
simulator uses algorithms based on a quasi-two-dimensional (Q2D) descriptions, 
pioneered by Carnez and Cappy et al. [40], Snowden and Pantoja [44], Sandborn et 
al., and Cook and Frey [45], have already been shown to be an effective and accurate 
method of representing short-gate length MESFETs. More recently, HEMT models, 
such as those of Morton and Drury [46], incorporating a quantum mechanical charge-
control model, have been shown to provide excellent agreement between measured 
and simulated data up to at least 100 GHz. Cappy’s group extended the Q2D model to 
include noise analysis in their HELENA program. Snowden’s team focused on the 
application of these models to microwave and millimeter-wave CAD and especially 
large-signal analysis and, in 1997, their Leeds physical model was integrated into the 
 
 
Page 49  T U  B E R LIN    
M
IC
R
O
W
A IN
G
  LA
B
 VE E
NGINEER
Ahmed Sayed                                                                  LS Modeling of SiC MESFETs
 
Hewlett-Packard Microwave Design System. The Q2D FET models are based on the 
efficient numerical solution of a coupled set of transport equations, which describe 
conservation of carrier density, momentum, and energy. Recent work has lead to the 
incorporation of electrothermal effects into FET and HBT models, which requires the 
coupled solution of the transport equations and heat generation/flow equations. The 
challenge of electrothermal modeling requires the temperature within the active 
device to be related not only to the self-heating of the device in question, but also to 
that of adjacent elements, and is also a strong function of the die dimensions, 
mounting surface and ambient temperatures. 
Other temperature-dependent phenomena which are known to be important in 
limiting the performance of microwave transistors, include trapping effects and 
breakdown, can be addressed in this type of simulation. It should be noted that it is 
generally necessary to consider a 3-D domain to achieve accurate electrothermal 
modeling, and this increases the computational burden. 
4.1.2 Empirical models 
Empirical or semi-empirical models are best suited for circuit simulation 
purposes. The equivalent circuits are usually based on the device physics but the 
voltage-current and voltage-charge relations of the elements may be partly or very 
heuristic. For example, the famous hyperbolic expression of drain current in the 
Curtice model [47] and many other models are not based on the physics of the device. 
The characteristics just resemble tanh curves, and the tanh function was chosen to 
approximate the measurement data. Empirical and semi-empirical models are flexible. 
The model parameters can be fitted to various devices based on measurements. 
Perhaps the most significant work on microwave transistor equivalent-circuit 
modeling for MESFETs and high electron- mobility transistors (HEMTs) occurred 
from 1975 to 1990, when the foundations were laid for all the models used in today’s 
CAD. One of the first large-signal equivalent-circuit FET models was proposed by 
Van Tuyl and Liechti in 1974, which was later simplified by Curtice in 1980, who 
introduced a “quadratic model,” using a square law dependency for the “ohmic” 
region and a function to model saturation in the drain–source current (see [48]). It was 
well suited to dc and small-signal characterization, although it had shortcoming at low 
values of Vds and for negative values of Vds. Several enhancements to this model 
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followed, notably the popular cubic model developed with Ettenburg in 1985. 
Tajima’s models of 1981 and 1984 achieved a very good fit to dc characteristics and 
were used in large-signal analysis. Materka and Kacprzak introduced a more tractable 
model in their 1983 and 1985 papers (see [49]) based on Taki’s 1978 model, with 
fewer parameters, which again provided good fits to measured dc data. Statz et al.’s 
1987 model [50] (also known as the Raytheon model) also demonstrated good 
accuracy, overcoming some of the limitations of the early Curtice model, although it 
still omitted some effects such as pinch off voltage dependency on Vds. Statz’s model, 
like that of Larson’s 1987 model, used a polynomial fit for the current saturation 
regime. A modified form of the Statz model was developed by Triquint, designated 
the Triquint’s Own Model (TOM), which improved the accuracy. Jastrzebski’s model 
from the same era followed the more common formulation. The Root model, which 
was developed explicitly for CAD, is an excellent example of the later type of 
microwave FET model [47]. In 1992, Angelov et al [51], has added more degrees of 
freedom on Chalmers model (see also [52]). Most of these models are empirical in 
nature, requiring extensive dc and RF data to obtain good fits to measured results. 
Many of these models have been used in the most commercial simulators. Golio’s 
books provide a very good review of many of these models [43], [53 - 54]. Many of 
the original MESFET models have been modified for use with HEMTs, by changing 
the transconductance and capacitance formulations. Notable examples are the Curtice, 
Materka-Kacprzak [49], and Angelov [52] models. The HEMT is generally a little 
more difficult to model, although excellent agreement between modeled and 
measured data is frequently obtained, as in Brazil’s more recent models [55]. 
4.2 Model Description 
Our approach is based on a multiple bias small signal model. The extrinsic 
elements of the small signal model are extracted from Cold-FET operation whereas 
the intrinsic parameters are calculated directly from measured network parameters at 
various bias points as presented in chapter 3. The equivalent circuit of the proposed 
nonlinear model is shown in figure 4.1. The nonlinear elements are the gate-drain 
diode dgd, the gate-source diode dgs, the static drain current source IdsDC, the gate-
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source capacitance Cgs, the gate-drain capacitance Cgd, and the drain-source 
capacitance Cds as well as the dispersion current source IdsRF. 
LG RG LDRD
LS
RS
CPG
DrainGate
CPD
CPGD
Cgs
C
ds
Cgd
dgd
dgs
Rgd
Rgs CRF
RC
I ds
DC
I ds
RF
 
Figure 4.1. Large signal model of SiC MESFET  
 
4.2.1 DC Characterization 
Description of the drain-source current (Ids) dependency of gate-source and drain-
source voltage by algebraic expressions is presented in the models used in the 
commercial simulators. In this section, examples of simulated versus measured I-V 
characteristics for a SiC MESFET are given for some models. The DC model 
parameters have been obtained after optimization using the Advanced Design System 
simulator (ADS). Based on this process, the average absolute difference between 
simulated and measured drain current can be minimized. An objective function ε is 
defined in equation (4.1) to compare the deviations between the simulation using 
ADS and the measurements: 
∑ ⎪⎭
⎪⎬
⎫
⎪⎩
⎪⎨
⎧ −=ε
i mds
sdsmds
I
II
N 2
,
2
,,1           (4.1) 
where N is the number of bias points. Based on the minimum value of the error 
function, the derived model can be considered more accurate compared to the other 
CAD models. The model parameters and the values of the error function for the used 
models are listed at the end of the section. 
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4.2.1.1 Curtice Cubic Model 
The cubic model by Curtice and Ettenberg [48] relies on a third-order polynomial 
to model the saturation current as a function of both Vgs and Vds: 
( ) ( )dsds VVAVAVAAI 2313212110 tanh γ+++= ,       (4.2) 
where 
( )( )dsdsf VVVV −+= 021 1 β ,            (4.3) 
The tanh function is used to model the switchover between the linear and 
saturation region, γ2 being the saturation parameter. β2 models the pinch-off voltage 
dependence on the drain-source voltage. Parameters A0, A1, A2 and A3 are polynomial 
fitting coefficients, and Vds0 is the drain-source voltage at which the polynomial 
coefficients are evaluated. The simulated results in figure 4.2 give good agreements to 
the measurements in the linear region, however slight differences between them can 
be noticed in the saturation region. Table 4.1 presents the extracted model parameters. 
 
10 20 30 40 500 60
0.4
0.8
0.0
1.2
VDS
ID
S
.i,
 A
I ds
 (A
)
Vds (V)
Meas.
Cur_Ette
 
Figure 4.2. Measured (symbols) and calculated (solid lines) DC characteristics of the 
CRF24010 based on Curtice cubic model, Vgs = –13 V to –5 V, step 1 V. 
 
Model 
Parameter A0 (A) A1 (A/V) A2 (A/V
2) A3 (A/V3) Vds0 (V) γ2 (1/V) β2 (1/V) 
Value 1.987 0.167 -8.45e-3 -7.3e-4 12.12 0.099 6.1e-4
Table 4.1. Extracted DC parameters of Curtice cubic model. 
 
4.2.1.2 Materka-Kacprzak Model 
The drain-current in Materka-Kacprzak model [49] is given by 
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( ) ( ) ⎟⎟⎠
⎞
⎜⎜⎝
⎛
−⎟⎟⎠
⎞
⎜⎜⎝
⎛
+−+=
+
gsGdss
dsL
VKE
dsth
gs
dssdssds VKI
VS
VV
V
VSII
gsE
1
tanh1 γ    (4.4) 
where Idss is the saturation current for Vgs = 0, Vth the threshold voltage, γ the drain 
voltage dependence of the threshold voltage, and SL and KG the linear region drain 
and gate slope parameters. The parameters E and KE modify the quadratic behavior. E 
is the constant, and KE is the Vgs-dependent part of the exponent. Ss is the Vds slope 
parameter in the saturation region. The resulting DC simulations based on this model 
together with measurements are illustrated in figure 4.3. Better agreement can be 
achieved. The model parameters are extracted and depicted in table 4.2. A summary 
of the results will be given at the end of the section. 
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Figure 4.3. Measured (symbols) and calculated (solid lines) DC characteristics of the 
CRF24010 based on Materka-Kacprzak model, Vgs = –13 V to –5 V, step 1 V. 
 
Model 
Parameter Idss (A) Ss (S) SL (S) E (1/V) KE (1/V) ΚG (1/V) Vth (V) γ (1/V) 
Value 1.29 6.7e-2 -8.45e-2 0.145 -0.183 -7e-3 -13.2 -5.9e-3
Table 4.2. Extracted DC parameters of Materka-Kacprzak model. 
 
4.2.1.3 Statz Model 
The model by Statz et. al. [50], also called the Raytheon model, is based on the 
tanh model, but has two main improvements that make it very interesting. Ids is 
calculated as: 
For α
30 << dsV                   
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( )
( ) ( dsdsthgs
thgs
ds V
V
VV
VV
I λαβ +⎥⎥⎦
⎤
⎢⎢⎣
⎡
⎟⎟⎠
⎞⎜⎜⎝
⎛ −−−Θ+
−= 1
3
11
1
32 )        (4.5) 
For α
3≥dsV                    
( )
( ) ( dsthgs
thgs
ds VVV
VV
I λβ +−Θ+
−= 1
1
2
)           (4.6) 
The middle term in the expression for the linear region is a polynomial 
approximation of the tanh function that saves computation time without sacrificing 
too much accuracy. It is replaced by one in the saturation region. The denominator 
containing the parameter Θ is empirically chosen to give a good fit for both large and 
small values of (Vgs - Vth). It has been shown that the current of a MESFET can be 
well described by a quadratic expression only near the pinch-off point, elsewhere the 
behavior is better described by a square root expression, which behaves quite linearly 
at high Vgs values. The use of the denominator smoothly connects the quadratic law at 
low Vgs values to the linear behavior at high Vgs values. Measured and calculated DC 
characteristics based on this model are shown in figure 4.4. from the figure it is 
observed that a very good matching between the measured and the simulated DC 
characteristics and it may be considered the most accurate one compared to the 
previous models. 
4.2.1.4 TOM3 Model 
This model can predict the negative output conductance in the high dissipated 
power region, which occurs due to self-heating. The TOM3 DC drain-source current 
is calculated using the following equations [56]: 
( ) ( )
( )( ) kkds
ds
ds
Q
Gds
V
V
VVI
1
1
1
α
αλβ
+
+=          (4.7) 
where 
( )ustG eQVV += 1ln                (4.8) 
st
dsthgs
QV
VVV
u
γ+−=                 (4.9) 
and 
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Figure 4.4. Measured (symbols) and calculated (solid lines) DC characteristics of the 
CRF24010 based on Statz model, Vgs = –13 V to –5 V, step 1 V. 
 
Model 
Parameter 
Θ 
(1/V) 
α 
(1/V) 
λ
(1/V) 
Vth
(V) 
β 
(A/V2) 
Value 0.034 0.136 -6.53e-3 -13.3 0.0136 
Table 4.3. Extracted DC parameters of Statz model. 
 
( dsststst VMVV 00 1+= )               (4.10) 
where β, Θ, λ, α, and k are fitting parameters and Vth is the threshold voltage. Vst0 and 
Mst0 are the sub-threshold parameters. DC simulations based TOM3 model and 
measurements are shown in figure 4.5. A slight increase in the accuracy of this model 
can be observed compared to the Statz model. Table 4.4 indicates the extracted values 
of the model parameters. 
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Figure 4.5. Measured (symbols) and calculated (solid lines) DC characteristics of the 
CRF24010 based on TOM3 model, Vgs = –13 V to –5 V, step 1 V. 
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Model 
Parameter 
α 
(1/V) 
β 
(A/V2)
γ λ 
(1/V) 
Q Vst0 
(V) 
Mst0 
(1/V) 
Vth 
(V) 
k 
Value 0.11 0.0196 6.25e-5 4.9e-3 1.76 0.083 5.5e-5 -13.2 2.72
Table 4.4. Extracted DC parameters of TOM3 model. 
 
4.2.1.5 Modified Chalmers (Angelov) Model 
The Chalmers model uses tanh and polynomial approximations instead of the 
square law [52]. The model is characterized by the gate voltage Vpk of the peak 
transconductance instead of the threshold voltage parameter Vth. Ipk is the drain 
current for the maximum transconductance. 
( ) )tanh()1()tanh(1 dsdspkds VVII αλψ ++=          (4.11) 
where 
...)()()( 33
2
21 +−+−+−= pkgspkgspkgs VVPVVPVVPψ      (4.12) 
and 
⎟⎟
⎟⎟
⎠
⎞
⎜⎜
⎜⎜
⎝
⎛
⎟⎠
⎞⎜⎝
⎛+=
ds
sat
VB
BPP
2
2
1
1
cosh
1              (4.13) 
Parameters Psat, B1, B2, P2 and P3 are fitting parameters. The saturation parameter 
α is slightly modified in this approach to meet the measured data [74]: 
( ))tanh(21 ψαααα ++= r              (4.14) 
where αr, α1 and α2 are saturation parameters. In addition, Vpk has different values in 
the linear and saturation ranges: 
)tanh()( 00 dspkpkspkpk VVVVV α−+=           (4.15) 
where Vpk0 and Vpks are the gate voltages for peak transconductance in the linear and 
saturation ranges, respectively. Although a large number of model parameters are 
used in the computation process, this modified model can be considered as more 
accurate compared to other used models. Figure 4.6 shows an excellent agreement 
between the measured and simulated DC characteristics and the corresponding 
extracted model parameters are given in table 4.5. 
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Figure 4.6. Measured (symbols) and calculated (solid lines) DC characteristics of the 
CRF24010 based on Angelov model, Vgs = –13 V to –5 V, step 1 V. 
 
Model Parameter 
Ipk
(A) 
αr α α αs B1 B2
Value 0.599 0.109 0.0014 4.11 0.23 0.246 0.167 
Model Parameter Psat P2 P3 λ Vpk0 (V) 
Vpks 
(V) 
Value 0.251 0.0165 0.0046 0.0046 -6.98 -6.9 
Table 4.5. Extracted DC parameters of the modified Angelov model. 
 
The values of the error function (Table 4.6) indicate that the modified Angelov 
model has the minimum error function compared to other used models. So, based on 
this model, performance of our derived model can be accurately predicted. 
 
Model Curtice-Ettenberg 
Materka-
Kacprzak Statz TOM3 Angelov 
Error 2e-3 8.2e-4 7.14e-4 2.9e-4 4e-5
Table 4.6. Comparison of the error function values of the most used models in ADS 
simulation. 
 
4.2.2 Capacitive Modeling 
Capacitance modeling is becoming more and more important as the operating 
frequencies increase. The conductive part dominates at low frequencies, but nonlinear 
capacitances contribute more and more not only to the frequency response, but also to 
the harmonic distortion and intermodulation distortion if the frequencies increase. It is 
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no longer adequate that the model predicts the capacitance only at some bias point. 
Nonlinearities are important as well. There are two main approaches to gate charge 
modeling, the capacitance and charge approaches. Based on the capacitive approach, 
we will continue in this step of device modeling to describe capacitance voltage 
characteristics of the device. The model of Angelov et al [52] addresses the problem 
of dual voltage dependence of the device capacitances. 
The nonlinear capacitances are gate-source capacitance Cgs, gate-drain 
capacitance Cgd, and drain-source capacitance Cds. Each capacitance is extracted from 
the measured S-parameters at various bias points and modeled using continuous 
single empirical functions. The functions of nonlinear capacitances used in this 
modeling are as follows [59, 60]: 
313
2
41
4400
0
212
2
11
1
0210
)tanh1(
coshln
       
)tanh1(
)cosh(ln
)tanh1)(tanh1(
P
P
P
VC
P
P
VCCCC
gdgd
gsgsgsgspgs
ψψ
ψψψψ
−⎥⎦
⎤⎢⎣
⎡ ++
−⎥⎦
⎤⎢⎣
⎡ +++++=
     (4.16) 
( )
212
2
11
1
0
344000
)tanh1(
coshln
       
))tanh(1(tanh1
P
P
VC
PCCC
gsgd
gdgdpgd
ψψ
ψψ
−⎥⎦
⎤⎢⎣
⎡ +−
+++=
                   (4.17) 
( ) ( )650 tanh.)tanh1. ψψ++= dsdspds CCC                      (4.18) 
gsVPP 11101 +=ψ                (4.19-a) 
dsVPP 21202 +=ψ                (4.19-b) 
gsVPP 31303 +=ψ                (4.19-c) 
gdVPP 41404 +=ψ                (4.19-d) 
dsVPP 51505 +=ψ                (4.19-e) 
gsVPP 61606 +=ψ                (4.19-f) 
More than one hundred bias-dependent measured S-parameter sets were used to 
determine the capacitance-voltage behavior of the device. It has been found, that the 
extracted Cgs, Cgd and Cds data fit pretty well with the nonlinear equations given in 
(4.17) through (4.19). In this representation, we do not integrate the capacitance 
towards charges, but use directly the bias-dependent capacitances. Energy 
conservation condition in this case is given by 
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               (4.20)
 
where E is the total energy stored in the nonlinear capacitances. Using the capacitance 
equations, it is possible to recover the conserved energy by two path-independent line 
integrations of measured Cij matrix elements as follows: 
⎥⎥
⎥⎥
⎥
⎦
⎤
⎢⎢
⎢⎢
⎢
⎣
⎡
∂
∂
∂
∂
∂
∂
∂
∂
=⎥⎦
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⎡
ds
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gs
d
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gs
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V
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V
Q
V
Q
V
Q
CC
CC
2221
1211            (4.21) 
Figure 4.7 and figure 4.8 show the simulated dependencies of Cgs on the drain-
source and gate-source voltages. The results correlate well with the measured 
dependencies. Cgs is an increasing function of the drain-source and gate-source 
voltages. Cgd dependencies are more complicated, as shown in figures 4.9 and 4.10. In 
the saturated drain voltage region, Cgd slightly increases when the gate voltage is 
increased. At low drain voltages, Cgd increases with increasing gate voltage and 
decreases with the drain voltage increasing. From these figures, it is obvious that 
simulations correlate with measurements. 
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Figure 4.7. Measured (symbols) and modeled (solid lines) gate-source capacitance Cgs 
versus Vds; Vgs varies from – 13 V (bottom) to - 6 V (top), step 1 V. 
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Figure 4.8. Measured (symbols) and modeled (solid lines) gate-source capacitance Cgs 
versus Vgs; Vds varies from 0 V (bottom) to 30 V (top), step 5 V. 
 
 
5 10 15 20 250 30
0.5
1.0
1.5
2.0
2.5
0.0
3.0
VDS
C
gd
C
gd
_m
od
C
gd
 (p
F)
Vds (V)  
 
Figure 4.9. Measured (symbols) and modeled (solid lines) gate-drain capacitance Cgd versus 
Vds; Vgs varies from – 13 V (bottom) to - 6 V (top), step 1 V. 
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Figure 4.10. Measured (symbols) and modeled (solid lines) gate-drain capacitance Cgd versus 
Vgs; Vds varies from 0 V (bottom) to 30 V (top), step 5 V. 
 
Dependency of Cds on gate-source voltage and drain-source voltage are illustrated 
in figures 4.11 and 4.12. Cds increases with increasing gate voltage and decreasing 
drain voltage. From these figures, we can see that fairly good agreement with 
measured data is obtained. 
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Figure 4.11. Measured (symbols) and modeled (solid lines) drain-source capacitance C  
versus V ; V  varies from – 13 V (bottom) to - 6 V (top), step 1 V. 
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Figure 4.12. Measured (symbols) and modeled (solid lines) drain-source capacitance Cds 
versus Vgs; Vds varies from 0 V (bottom) to 30 V (top), step 5 V. 
4.2.3 Frequency Dispersion 
The RF current characteristics are different from DC curves. The difference 
comes from low-frequency dispersion effects such as deep level trapping. A model 
that does not account for the difference of the output conductance at DC and RF 
cannot accurately predict both values simultaneously [57]. This concept is important 
for amplifier design because the DC output conductance is used to set the quiescent 
bias point, while the RF output conductance, in part, determines the RF matching 
circuit and is used to predict RF output level. The best model would predict both to a 
reasonable level of accuracy. A possibility to describe the difference between low 
frequency and RF behavior is to use different DC and RF current sources. E.g., the RF 
current source can be obtained by integration of the small signal transconductance gm 
and output conductance gds, respectively: 
dsdsgsmdsRF dVgVdgI += ∫            (4.22) 
A way to eliminate the differences between high- and low-frequency output 
conductances is to add a capacitive coupled resistive branch (RC, CRF) to the output as 
shown in figure 4.1. The physical basis of the model is explained in [57]. The 
resistance RC is selected to be a bias-dependent hyperbolic function in order to 
eliminate dispersion effects in the complete large signal range. This is important with 
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respect to the ability of the model to predict the overall nonlinear behavior with high 
accuracy and reliability. 
))tanh(/11( 2max1min ψηη +++= CCC RRR         (4.23) 
RCmin and RCmax represent the minimum and maximum dispersion resistances, 
respectively, andη1 and η2 are functions of Vgs, Vds. The parameters of (4.23) are 
being found by optimization of S22 at several bias points. Verification of frequency 
dispersion modeling is finally demonstrated in figure 4.13. 
103 104 105 106 107 108 10
98
12
16
20
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g d
s
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S
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Figure 4.13. Dispersion of the output conductance at Vds = 30  V. 
Vgs = -11 V to – 6 V, step 1 V. 
4.3 Model Verification 
The proposed model has been implemented as a user-defined model into the 
harmonic balance circuit simulator ADS from Agilent and small and large signal 
simulations were accomplished. A part of the model verification is to use the ADS 
installed Cree’s model for comparison to the derived model. The derived model will 
also be verified explicitly in chapter 6. A single-stage wideband power amplifier 
using the Cree SiC MESFET CRF24010 has been designed and its performance based 
on the derived model has been verified. 
4.3.1 Power Performance 
Simulated output power, gain compression and power added efficiency versus 
input power have been compared on the base of both models. Figure 4.14 shows the 
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results at f = 1 GHz, VDS = 30 V and ID = 500 mA. (Cree model (symbols), this work 
(solid lines)). A very good agreement concerning power gain and output power can be 
observed whereas the PAE curves show a slight difference. 
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Figure 4.14. Power performance verification of the derived model (solid lines) compared with 
the Cree model (symbols). f = 1 GHz, VDS = 30 V and ID = 500 mA. 
 
Power performance of the derived model is also tested at various bias points. At 
ID =500 mA, f = 1 GHz, the predicted output power (Pout) and power gain (GP) are 
obtained at different drain voltages.  
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Figure 4.15. Power performance verification of the derived model at different drain source 
voltages, f = 1 GHz. 
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Figure 4.15 shows multi-bias diagrams of the modeled Pout and GP from 
VDS =30 V…50 V, step 5 V. At 1 dB compression point, the predicted output power 
increases from 37 dBm at VDS = 30 V to 41 dBm at VDS = 50 V. 1 dB gain 
compression point also varies from 10.5 dB to 11 dB as VDS increases from 30 V to 
50 V. 
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Figure 4.16. Power added efficiency of the derived model at different drain source voltages, 
f = 1 GHz. 
 
Figure 4.16 shows the corresponding power added efficiency (PAE) at the same 
operating point (f =1 GHz, ID = 500 mA). The maximum PAE of the derived model 
also increases from 53 % at VDS = 30 V to 58 % at VDS = 50 V. 
4.3.2 Linearity Performance 
Two-tone measurements with spacing of 200 kHz are carried out at f = 1 GHz 
and second- and third-order intermodulation products of both models are compared in 
figure 4.17. Again, the comparison shows good agreement. Output second-order 
intercept point OIP2 and third-order intercept point OIP3 of 72 dBm and 51 dBm, 
respectively, can be extracted [58]. 
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Figure 4.17. Two-tone test: Comparison of the derived model (solid lines) and Cree’s model 
performance (symbols) @ f = 1 GHz, VDS = 30 V and ID = 500 mA. 
 
Linearity performance of the derived model is verified with swept frequency 
from 1 MHz to 2.5 GHz. Output second- and third-order intercept points (OIP2 and 
OIP3) for both the Cree model (symbols) and our model (solid lines) at VDS = 30 V 
and ID = 500 mA are shown in figure 4.18. An OIP3 of about 50 dBm can be 
obtained. Excellent agreement between both models can be achieved for OIP3, 
however, a slight difference of 5 dBm in OIP2 between the derived model and the 
Cree model can be observed. 
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Figure 4.18. Sweep of output intercept points with frequency at VDS = 30 V and ID = 500 mA: 
solid lines  derived model, symbols  Cree model. 
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Single-tone linearity performance of the derived model has been studied on the 
base of AM-AM and AM-PM response. AM-AM distortion is created by variation of 
the amplifier gain as a function of input power while AM-PM distortion is defined as 
change of the phase between input and output signals with varying input power. 
Mathematically, AM-AM and AM-PM distortions are defined by 
in
P
P
G
AMAM ∂
∂=−                 (4.24) 
( )
in
P
P
G
PMAM ∂
∂=− φ                 (4.25) 
where φ (GP) is the transmission phase in degrees. Figure 4.19 shows the measured 
and simulated AM-AM and AM-PM conversions of the power stage at 1 GHz. The 
AM-AM response has a compression characteristic, which is rather soft up to the 1 dB 
compression point. However, the AM-PM response shows a maximum distortion of 
0.5 deg/dB in the linear region and 4 deg/dB in saturation (above 1 dB compression 
point). The figure also shows an excellent agreement between both models. In chapter 
6, as an application of the derived model in large-signal mode, measurements of a 
single-stage wideband power amplifier based on SiC MESFET will be compared to 
the modeled performance as a further step in model validation. 
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Figure 4.19. AM-AM and AM-PM conversions: Comparison of the derived model (solid 
lines) and Cree’s model performance (symbols) @ f = 1 GHz, VDS = 30 V and ID = 500 mA. 
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CHAPTER FIVE  
WIDEBAND POWER AMPLIFIER 
DESIGN 
For a given device technology, broadband amplifier design is constrained by the 
gain-bandwidth product, impedance matching limitation and other requirements, and 
various broadband techniques are attempted and utilized in order to achieve the 
desired broadband performance [72], [73]. In this chapter, a design procedure for 
broadband power amplifiers is presented in detail. Power gain, stability and various 
broadband matching techniques are discussed. A low loss DC biasing network also 
has been developed to meet the desired broad bandwidth. Design examples of 
different broad-band power amplifiers are introduced. First, a 5 watt single stage 
power amplifier based SiC MESFET has been designed [71]. Then, a two stage high 
gain power amplifier has been developed [58]. Further work based on SiC dies in two 
cases has been done. For the first time, in a step towards design, an ultra wideband 
power amplifier (from 1 MHz up to 5 GHz) based on SiC technology has been 
simulated. Results will be presented and discussed in details in the next chapter. 
5.1 Power Amplifier structure 
Figure 5.1 depicts a typical block diagram of an amplifier circuit. The central 
block represents an amplifier (transistor) which is characterized by its S-parameters. 
The amplifier’s S-parameters are included in data sheets provided by the 
manufacturer of the device. The left and right blocks represent the input matching 
network (IMN) and the output matching network (OMN) of the amplifier. These are 
necessary to provide good impedance matching between the amplifier circuitry. The 
transistor is biased through the gate biasing network (GBN) and the drain biasing 
network (DBN). The design procedure of the power amplifier consists of stability 
Ahmed Sayed                                                          Wideband Power Amplifier Design
 
analysis, gain calculations, matching circuit determination and direct current (DC) 
biasing. Elaboration of these steps will be done in the following sections. 
 
IMN
OMN
GBN
DBN
RFin
Gate
Voltage
Drain
Voltage
Load
 
Figure 5.1. Basic structure of single stage amplifier. 
5.2 Broadband matching 
5.2.1 Bandwidth limitation 
The broadband power amplifier design can be simplified to the broadband 
conjugate match at the input and broadband load-pull match at the output of the 
device. Normally a matching network will produce the desired match at one 
frequency and matching degradation will occur at the other frequencies. Fano [61] has 
derived a complete set of integrals that predict the gain-bandwidth restrictions for the 
lossless matching networks terminated in arbitrary load impedance. For the network 
shown in figure 5.2 (a), the best reflection coefficient Γ that can be achieved over a 
frequency range is restricted by the integral  
RC
d πω ≤Γ∫
∞
0
1ln             (5.1)
 
This equation shows that the product of the bandwidth ∆ω and ln |1/Γ| cannot be 
greater than π/RC. Therefore, if matching is required over a certain bandwidth, it can 
be obtained at the expense of the reduced matching (less power transfer) or higher |Γ|. 
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Figure 5.2. Network topologies used in the calculation of the gain-bandwidth limitations. 
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Γ
ω1 ω2 ω
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Figure 5.3. Optimum values of |Γ|. 
 
The ideal matching situation is obtained when |Γ| is constant in the desired 
bandwidth (from ω1 to ω2) and equals to 1 outside that range, as illustrated in 
figure 5.3. It can be derived from equation (5.1) that 
1212 /)/( QQRC ee πωωπ −−− ==Γ         (5.2) 
where Q1 = R / X for parallel network or X/R for series network as shown in 
figure. 5.2 and Q2 = ω0/(ω2-ω1) (reciprocal of fractional bandwidth). Ideally this is the 
best |Γ| (lowest) that can be obtained in the band. For a given bandwidth (Q2), a lower 
Q1 can produce lower |Γ|. Therefore, a load impedance with lower Q1 can achieve 
better broadband matching. For the matching of the transistor, figure 5.2 (a) 
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represents the simplified output circuit model of the device and figure 5.2 (b) 
represents the simplified input circuit model of the device. As a result, a smaller RC 
product for the output and a larger RC product for the input of the device are preferred 
to achieve broadband matching. However, normally lower Qs at the input and output 
of the device result in lower maximum available gain. Therefore there is always a 
tradeoff between the broadband matching and available gain for the device. 
5.2.2 Bandwidth extending methods 
Most broadband design techniques include two categories: interstage networks 
(including the input and output network), and feedback networks (or the combination 
of both methods). From a network viewpoint, broadband design involves 1) removing 
or canceling the poles nearest the jω axis, 2) changing the positions of the remaining 
poles to realize the desired transfer characteristic (filter characteristics such as 
Butterworth or Chebyshev, etc). Both 1 and 2 can be achieved by the employment of 
interstage networks or using feedback. Interstage networks can be either lossless 
(consist only of L, C elements) or lossy (include R elements with the L and C 
elements). Some commonly used techniques for bandwidth extending are described 
briefly below [62]. 
5.2.2.1 Feedback 
Feedback technique has the advantages of increasing bandwidth, stabilizing gain, 
establishing and controlling input/output impedances, reducing parametric 
sensitivities and reducing distortion. There are four basic feedback configurations: 
shunt-shunt, shunt-series, series-shunt and series-series. An example of the shunt-
shunt case (shown in figure 5.4 (a)) is a common-source FET with a shunt feedback 
resistor R connected from the drain node back to the gate node. The gain, input and 
output impedances are reduced in the shunt-shunt configuration. An example of a 
series-series configuration (Figure 5.4 (b)) would be a resistor in series with the 
source terminal of a common-source FET. In that case, the gain would be reduced, but 
the input and output impedances are increased as a result of the feedback. Sometimes 
more than one feedback topology can be used to take full advantage of the benefits of 
the feedback. Darlington technique based on two transistors shunted with a feedback 
resistor has been presented and modified by Armijo et al [72]. This technique suffers 
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from PAE reduction because the transistors do not saturate at the same time. 
Krishnamurthy et al [73] has improved this approach by adding a resistor between the 
transistors. The new technique called fτ doubler can overcome the previous problem 
and increase the bandwidth, however, resulting in output power reduction and 
increased circuit complexity. 
 
R
R
(b)(a)
 
Figure 5.4. Feedback configurations: (a) Shunt-shunt, (b) Series-series. 
 
 
R
C
L
RC
L
R
λ/4 Line
R
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Figure 5.5. lossy match networks at the input of the device (a) R-L shunt network, 
(b) R-C series network, (c) R-λ/4 line network, (d) R-L-C shunt network. 
 
5.2.2.2 Lossy Match 
The lossy match is superior to pure resistive broad-banding. Resistors are used in 
the matching networks to provide lossy gain compensation. One of the lossy match 
networks (R-L branch) at the input of the active device is shown in figure 5.5 (a). At 
frequencies well below the upper edge of the band, the R-L behaves as a pure shunt 
resistance R. However, for frequencies approaching the upper band edge, the effective 
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branch impedance increases because of the inductors’ series impedance. There are 
also the series-connected parallel R-C network (Figure 5.5 (b)), the shunt R-λ/4 line 
network (Figure 5.5 (c)) and the shunt R-L-C network (Figure 5.5 (d)) that can 
achieve similar broadband matching at the input of the device. Lossy matching is 
normally avoided at the output for achieving best efficiency and output power. 
5.2.2.3 Broadband LC lowpass matching networks 
1. Single-section lowpass LC network: 
The single-section lossless lowpass LC matching network is one of the simplest 
matching networks [63]. The main reason of choosing a lowpass LC network over 
other LC networks is that we need to have a DC supply path. This network can realize 
perfect impedance transformation at one single frequency and have good match over a 
certain frequency range. Figure 5.6 (a) shows the network when the load resistor RL is 
larger than the source resistor RS and figure 5.6 (b) shows the network when the load 
resistor RL is smaller than the source resistor RS. Here we only illustrate the situation 
of real source and load impedance transformation, since we can always absorb the 
reactive parts into the LC network. We can calculate the values of L and C by 
transforming the parallel network into series network as shown in figure 5.7 (a). We 
use -XP to denote the reactance of the capacitance, and –XP* and RL* as the 
transformed reactance and resistance, where 
22
2
*
LP
LP
P
RX
RXX +=              (5.3) 
22
2
*
LP
LP
P
RX
RXR +=              (5.4) 
For perfect match, it should be designed to achieve: XS = XP*, RS = RL* in 
figure 5.7 (b), which is the equivalent circuit of the network shown in figure 5.6 (a). 
Therefore, we can obtain the desired L and C values by defining the Q value of the 
network. 
For RL > RS, 
.//1  ,   ,1 QRCXQRLX
R
RQ LPSS
S
L −=−=−= ωω      (5.5) 
For RL < RS, 
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..  ,//1   ,1 LSSP
L
S RQLXQRCX
R
R
Q −=−=−= ωω      (5.6) 
The bandwidth of the LC network is determined by the Q value of the circuit and 
is inversely proportional to Q. As we can see from those equations, given the source 
and load impedance RS and RL, Q is fixed for the simple single-section lowpass LC 
network. The larger the ratio of impedance transformation RL / RS (or RS / RL), the 
higher is the Q value of the network. As a result, we don’t have much control over the 
bandwidth of those simple single-section LC networks for given RS and RL. For 
broadband matching network design, we need to improve the bandwidth characteristic 
of those LC networks. 
 
LRS
RLC
LRS
RLC
(a) (b)
 
Figure 5.6. Lowpass LC matching networks for (a) RL > RS,  (b) RL < RS.  
XSRS
-XP
*
RL*
-XP
*
RL*
-XP RL
(a) (b)
 
Figure 5.7. (a) Transform from parallel to series network (XP = 1/ωC), 
       (b) The equivalent circuit of figure 5.6 (XS = ωL). 
 
2. Multi-section low pass LC networks 
Since the bandwidth of the LC network is inversely proportional to the Q value, 
we have to design low Q, LC networks to achieve the broadband matching. Naturally, 
we can employ multi-section LC networks, each has a lower impedance 
transformation ratio, as shown in figure 5.8 (assuming RL > RS). The intermediate 
impedances are decided by distributing the impedance transformation ratio equally 
among N sections, that is R1/RS = R2/R1 = …= RL/RN = (RL/RS)1/N. As a result, the Q 
 
 
Page 75  T U  B E R LIN    
M
IC
R
O
W
A IN
G
  LA
B
 VE 
ENGINEER
Ahmed Sayed                                                          Wideband Power Amplifier Design
 
of the network will be reduced from the single-section value of   11 −=
S
L
R
R
Q to 
 1
/1
−⎟⎟⎠
⎞
⎜⎜⎝
⎛=
N
S
L
N R
R
Q . 
With knowledge of the intermediate impedances, the L and C values of each 
section can be obtained using the same formula as in the design of single-section LC 
networks. 
L1RS
RLC1
L2
C2
L3
C3
R1 R2 RN
 
Figure 5.8. Multi-stage low Q LC matching networks (RL > RS). 
 
Practically, the implemented matching networks based on lumped elements can 
only be valid up to 2 GHz or lower. Distributed matching networks based on 
microstrip technique can be used. Conversion from lumped elements to microstrip 
approach can simply be achieved based on the Hammerstad [64] and Mongia [65] 
formulas as follows:  
1. Bulk wavelength λ: 
For the calculation of the transmission line lengths it is necessary to know the 
wavelength. It is determined by 
00,
1
µεελ effrf
=            (5.7) 
with εr,eff as the effective permittivity of the microstrip line, ε0 as the permittivity 
constant, µ0 as the permeability constant and f for the used operation frequency. For 
the estimation of start up values for the simulation, it is sufficient to calculate with the 
relative permittivity εr, the calculated length will be a bit shorter than the real length. 
See [66] for further details on calculating εr,eff. 
2. Lumped Inductance replaced by a transmission Line: (Figure 5.9) 
An inductance can be replaced by a microstrip transmission line. Its inductance is 
defined by the length and the width of the distributed element. 
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 Lumped inductivity
Z0
Transmission line
θ
L
≅
 
Figure 5.9. Substitution of a lumped inductance by a transmission line. 
 
The width corresponds to the transmission line impedance Z0. For given 
impedance, the length depends on the operating wavelength. With Eq. 5.8, the length 
of the line can be calculated by the angle θ. 
( )°° ≡≤= 904           45     ,sin0 λθθω ZL         (5.8) 
3. Grounded lumped inductance connected replaced by a short circuit transmission 
line: (Figure 5.10) 
 Lumped inductivity Transmission line
≅ Z0
θL
 
Figure 5.10. Substitution of a lumped inductance by a transmission line. 
 
The RF ground connection could be either made by a radial stub or short circuit 
(also for DC) transmission line. While a radial stub warrants a low impedance, the 
direct connection using a wire or a via results in an additional inductance. The radial 
stub can be substituted by a lumped capacitor as well. Eq. 5.9 gives the needed length 
and/or width. 
( )°° ≡≤= 904           90     ,sin0 λθθω ZL         (5.9) 
4. Grounded lumped capacitor replaced by an open transmission line: (Figure 5.11) 
Using an open ended transmission line gives a capacitor. The capacity at a given 
frequency is defined as a function of θ and Z0: 
( °° ≡≤= 904           90      ,tan
0
λθθω
Z
C )        (5.10) 
 G rounded Capacito r O pen transmission line
≅ Z0
θC
 
Figure 5.11. Substitution of a lumped capacitor by an open circuit transmission line. 
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5.3 Design Procedure 
Designing a broadband amplifier, that is, one which has nearly constant gain over 
a prescribed frequency range is a matter of surrounding a transistor with external 
elements in order to compensate for the variation of forward gain |s21| with frequency. 
This can be done in either of two ways: first, negative feedback or second, selective 
mismatch of the input and output circuitry. We will use both methods in our work. 
5.3.1 PA Specifications and Transistor Choice 
The first and most important step in a power amplifier design process is to select 
a suitable transistor for the power stage in order to meet the required specifications of 
the amplifier. In this work, the design goals were a wide frequency range from 
10 MHz to above 2 GHz with a considerably flat gain of  20 dB and a maximum 
output power of up to 5 W. Because of the power requirements and the limited 
operating voltage of LDMOS and HBT devices, impedance transformation would be 
necessary when using such devices. This is a serious drawback because ultra 
broadband impedance transformation is complicated. SiC MESFETs overcome this 
problem and allow drain source voltages of more than 100 V. For a specific output 
power, the high breakdown voltage makes the possibility to use low current, resulting 
in high output impedance. Consequently the impedance matching at the output 
becomes easier using this technology. 
≥
The CREE CRF-24010 SiC MESFETs has been selected as power stage for our 
application. It is specified for applications up to 3 GHz and 10 W of output power. A 
small signal gain of up to 15 dB is achievable. For the driving stage a GaAs FET 
(Fujitsu FLL177ME) with the following specifications has been used: 
Output power at 1 dB compression point ≈ 32.5 dBm 
Small signal gain ≈ 12.5 dB at 2.3 GHz 
5.3.2 Stability 
Stability is a crucial issue when designing PAs because of the combination of 
capacitive shunt feedback and series feedback, which will include both a resistive and 
an inductive part that can lead to instability. The power amplifier must be stable under 
all operating frequencies and all possible load terminations [67]. In other words, we 
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have to design the power amplifier to reach “unconditional” stability, which means 
that no matter what the amplifier load is, it does not exhibit spurious oscillations even 
with drive levels and supply voltages outside their nominal values. Stability 
considerations can be determined from the S parameters, the matching networks and 
the terminations of the power amplifier. 
The two-port network shown in figure 5.12 is said to be unconditionally stable at 
a given frequency if the real parts of ZIN and ZOUT are greater than zero for all passive 
load and source impedances. If the two-port network is not unconditionally stable, it 
is potentially unstable. That is, some passive load and source terminations can 
produce input and output impedances having a negative real part. The stability test 
should be done for every frequency in the desired range  
In terms of reflection coefficients, the necessary conditions for unconditional 
stability at a given frequency are 
|ΓS| < 1,               (5.11) 
|ΓL| < 1,               (5.12) 
,1
.1
..
22
2112
11 <Γ−
Γ+=Γ
L
L
IN S
SS
S          (5.13) 
1
.1
..
11
2112
22 <Γ−
Γ+=Γ
S
S
OUT S
SS
S          (5.14) 
where |ΓS|, |ΓL| are the source and load reflection coefficients and |ΓIN|, |ΓOUT| are the 
input and output reflection coefficients of the two-port network. The solutions of 
(5.11- 5.14) give the required conditions for the two-port network to be 
unconditionally stable. 
 
VS
ZS ZL
Γ IN
Z IN
ΓO UT
ΓS
ΓL
ZO UT
 
Figure 5.12. Block diagram of a RF amplifier. 
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The necessary and sufficient conditions for a two-port network to be 
unconditional stable are [68] 
,1
.2
1
2112
22
22
2
11 >∆+−−=
SS
SS
K         (5.15)
 
.1.. 21122211 <−=∆ SSSS          (5.16) 
There are two ways to overcome the stability problem of the transistor amplifier. 
The first is to use some form of feedback to stabilize the amplifier. The second is to 
use a graphical analysis to determine the regions where the values of ΓS and ΓL 
(source and load reflection coefficients) are less than one, which means the real parts 
of ZIN and ZOUT are positive. 
Substituting the values of |ΓIN| = 1 and |ΓOUT| = 1 in equations (5.13) and (5.14) 
and solving for ΓS and ΓL result in the stability circles. The radii and centers of the 
circles are given by [69]. 
1. Output Stability Circle, 
22
22
1221 .
∆−
=
S
SS
rL            (5.17) 
( )
22
22
**
1122 .
∆−
∆−=
S
SS
CL           (5.18) 
2. Input stability circle 
22
11
1221 .
∆−
=
S
SS
rS            (5.19) 
( )
22
11
**
2211 .
∆−
∆−=
S
SS
CS           (5.20) 
The stability circles need to be plotted in the Smith chart to determine the stable 
regions or in other words, the regions where values of ΓS and ΓL produce |ΓOUT| < 1 and 
|ΓIN| <1. Stabilizing a device to be used in a wideband design with resistive loading at 
the input and/or with voltage-shunt feedback is realistic. Figure 5.13 shows a 
combination of series loading (CS and RS) and voltage-shunt feedback (CF and RF) in 
a realistic topology from which stability of the device can be achieved. 
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CS
C F
R S
R F
 
Figure 5.13. Passive-network stabilization. 
 
As we said before, MESFET transistors are conditionally stable, therefore, it is 
possible to first stabilize the used transistor using a resistive loading. The DC biasing 
circuit should be taken into account when analyzing stability, i.e. it is part of the input 
and output network. Even though it is designed to present high impedance to the RF 
signal at the design frequency, it is not a real open circuit. 
An optimization process using Advanced Design System Simulator (ADS) has 
been accomplished and iterative values for the resistive loading resulting in a stable 
system could be extracted. Figure 5.14 illustrates the stability factor versus at 
VDS = 30 V and ID = 500 mA. 
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Figure 5.14. Stability factor of the SiC MESFET versus frequency. 
 
5.3.3 Power Gain 
The main issue of designing PAs is the power gain, rather than voltage gain and 
current gain. Generally, power again can be defined as 
(dB)   log10
NI
OUT
P
P
G =           (5.21) 
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Otherwise, several power gain equations appear in the literature and are used in 
the design of microwave amplifiers, such as transducer power gain GT, available 
power gain GA, and operating power gain GP. The transducer power gain, GT, is 
defined as the ratio of the power delivered to the load to the power available from the 
source and is given by 
2
22
2
2
212
2
1
1
1
1
L
L
SIN
S
T
S
SG Γ−
Γ−
ΓΓ−
Γ−=        (5.22) 
The available power gain, GA, is defined as the ratio of the power available from 
the network to the power available from the source. The following equation describes 
the ratio in terms of the reflection coefficients as 
2
2
212
11
2
1
1
1
1
OUTS
S
A S
S
G
Γ−Γ−
Γ−=        (5.23) 
The power gain GP is defined as the ratio of the power delivered to the load to the 
input power to the network and can be given by 
2
22
2
2
212 1
1
1
1
L
L
IN
P
S
SG Γ−
Γ−
Γ−
=        (5.24) 
When input and output are both conjugately matched to the two port, then the 
gain is maximized and GP = GT = GA. It is required to design an amplifier with small 
signal gain with gain ripple of ± 1 dB. The prescribed small signal gain with small 
fluctuations can be achieved from a two stage PA using a simple shunt feedback 
technique. Such form also improves the amplifier stability. Based on the analysis 
given in the literature (Appendix A), the values of RFi that satisfy the desired gain are 
given by [70]: 
[ ] 0F210Fi   Z  Rfor      S 1   Z  R >+=        (5.25) 
where Z0 = 50 Ohm, |S21|2 is the small signal gain of the stage. The feedback capacitor 
is used to bypass only the RF signal and block the DC between gate and drain. 
Figure 5.15 shows the small signal gain of a single stage amplifier before and after 
adding a shunt feedback network followed by optimizing both input and feedback 
networks for maximum gain flatness and minimum input return loss. It can be seen in 
the figure that a gain flatness of ± 1 dB over the operating bandwidth has been 
achieved. 
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Figure 5.15. Small signal gain of the SiC MESFET with and without feedback network. 
 
5.3.4 Broadband DC Biasing Network 
In this section, design of a DC biasing circuit that isolates RF from DC in the 
desired bandwidth is presented. It simply consists of an inductance (choke) and a 
capacitance in T-junction (DC feeding and blocking). While designing the broadband 
choke, it is required to get a large enough inductance at low frequencies and at the 
same time a sufficiently high self-resonance frequency (SRF) [11]. These 
requirements can be met using ferrite-loaded coils. An efficient and accurate 
technique was used that depends mainly on building a large number of different air-
core and ferrite coils with different sizes (their values depend on the core material, 
number of turns, wire length and height of core), then testing each one on a board 
such as in figure 5.16. Reflection and transmission coefficients and the input 
impedance are measured. The three coils in combination with a small resistor in 
between two parallel bypass capacitors have been found as a suitable solution (see 
Figure 5.17). The capacitance values C1 and C2 are selected to give very low 
reactance over the whole operating frequency range. Together with the low 
impedance resistor they are responsible, too for supporting absolute stability over the 
whole operating range of the amplifier. The DC blocking capacitors (CB) have to 
provide a good RF through over the whole bandwidth. 
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Choke
DC
RFin RFout  
Figure 5.16. Schematic of the board for the choke under test. 
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Figure 5.17. DC biasing network. 
 
Figure 5.18 shows the simulated and the measured reflection and transmission 
coefficients of the proposed combination over the desired frequency range. From the 
diagram, a maximum loss of 0.4 dB and a RF isolation of greater than 20 dB can be 
achieved. Excellent agreement between the simulated and the measured results can 
also be observed. 
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Figure 5.18. Simulated and measured S-parameters of broadband choke. 
 
The values of the DC blocking capacitors (CB) can be chosen such that they do 
not influence the matching of the circuit. This means, the impedance of these 
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capacitors at the frequency of interest has to be small enough to be considered as a 
short for RF signals. 
Cblocklow
B Zf
C π2
1=          (5.26)
 
5.3.4.1 DC-DC Converter 
When biasing MESFETs, power sequencing becomes very important in order to 
ensure that the amplifier is not overstressed. From I − V curves it can be observed that 
if the drain voltage would be applied first, while the gate remained unbiased, then the 
current through the device would be at its maximum, consequently it may destroy the 
device. Instead, the negative voltage should be applied first, which holds the FETs 
pinched off to keep power dissipation low until the drain voltage reaches its desired 
value. Based on the above requirements, a DC-DC converter for the two stage power 
amplifier has been developed. Figure 5.19 shows a block diagram for a DC converter 
biasing two different FETs while the complete PCB layout of the converter is 
illustrated in figure 5.20. The developed DC converter consists mainly of three 
blocks: a voltage regulator to limit the input voltage to the desired drain voltage, a 
negative charge pump to convert the positive voltage into a negative one, and finally a 
MOS switch which is controlled by the negative gate voltage. The switch output only 
goes on when the controlled voltage is low and vice versa to ensure the power 
sequence of the MESFETs. 
Voltage Regulator
Voltage Regulator
Negative Charge
Pump
 Switch
Switch
FET2
FET1
DC IN
 
 
Figure 5.19. Block diagram of the DC-DC converter for the two stage power amplifier. 
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Figure 5.20. PCB layout of DC biasing network for the two stage power amplifier. 
 
5.3.5 Output matching for maximum output power 
5.3.5.1 Power matching techniques 
Power matching is the most important process in the power amplifier design 
procedure. Generally, power matching techniques can be divided into two categories, 
namely, designs based on measured load-pull characteristics and the simple load line 
method. The design technique emphasized here is the load line approach or the Cripps 
method [15]. 
 
1. Load pull method 
The design procedure of the power amplifier is basically the same as that of a 
small signal amplifier. However, there is an important issue to be considered: the 
network analyzer used to measure S-parameters of transistors can only operate under 
small signal conditions. In fact, due to the high mismatch of the power transistors 
(before implementing matching networks), even under sufficient output power for the 
network analyzer, the measured results will be significantly different from the actual 
characteristics. Hence, how to measure the transistor characteristics under large signal 
conditions for PA operation becomes a vital point for PA design. 
The load-pull methods are the conventional way for power transistor 
measurement. A load-pull test measurements setup shown in figure 5.21 consists of 
the device under test (DUT) with some form of calibrated tuning device at its output. 
The output tuner centered between a driver amplifier and an attenuator is adjusted to 
maximize the output power. The tuner impedance and associated output power for 
enough additional tuner settings are then measured to plot constant power contours on 
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a Smith chart. A set of load-pull data may take weeks, days or minutes to compile, 
depending on the degree of complexity, expense, and time invested in the equipment. 
By load-pull measurement, the optimum input and output load impedance (power 
contours) on the Smith chart are obtained. We can design match networks to achieve 
the desired output power and input reflected power levels. This method is the most 
accurate for power matching. However, the measurement process is quite heavy and 
complicated, so that all details must be considered carefully. High cost of the 
instrument equipment is another disadvantage of this method. 
 ΦVdc
Device Test
Fixture
Load
 
Figure 5.21. Active load pull measurement system. 
2. Cripps method: 
Cripps method (Optimum load-line method) is a simple but effective approach to 
achieve maximum output power; it is very effective for the MESFET power amplifier 
design. Figure 5.22 illustrates the simple yet effective optimum load line (Cripps 
method) theory to achieve maximum output power.  
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Figure 5.22. Load-line method. 
 
Assuming the DC-IV curve of a device is bounded by its maximum drain current 
Imax, knee voltage Vknee and drain breakdown voltage Vbr, and the device is biased in 
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class A mode (VD = (Vbr -Vknee) / 2, ID = Imax/2), then the optimum load for the 
maximum output power would be: 
2maxI
VVR kneeDopt
−=                  (5.11) 
Since in that situation, the device could achieve the maximum current and voltage 
swing at the same time, and the power delivered to the load would be 
( ) ( ) opt
opt
kneebr
kneebropt RIR
VV
IVVP 2max
2
max 8
1
8
1
8
1 =−=−=      (5.12) 
If RL > Ropt, then the voltage boundary would be the limiting factor and the power 
delivered to the load is given by 
( )
opt
L
opt
opt
L
kneebr
RF PR
R
P
R
VV
P <=−=
2
2
1
         (5.13) 
Similarly, for RL < Ropt, with which the device is limited by the current boundary, 
the power delivered to the load is 
opt
opt
L
optLRF PR
R
PRIP <== 2max8
1            (5.14) 
When the load is no longer a pure resistance, then the load line is no longer a 
straight, instead, it becomes an ellipse. The major axis of the ellipse lies along the 
load line for maximum RF output power and the ellipse is bounded by 0 < ID < Imax 
and Vknee < VD < Vbr. 
5.3.5.2 Output Matching Network Design  
Numerical load pull optimization has been performed at the highest frequency to 
indemnify the 5 W output power at 2.4 GHz. In our broadband application load pull 
characterization at lower frequencies is less important because the optimum load 
impedance is not sustainable over the full bandwidth. On the other hand, power 
requirements at lower frequencies become more and more relaxed, too. Figure 5.23 
shows the circuit topology to extract the load pull contours based on ADS simulation. 
The parameters RF2, CF2, RS2 and CS2 were predefined in the previous sections while 
the load tuner has been swept. Figure 5.24 (a) shows the output power versus the load 
at 2.4 GHz. 
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Figure 5.23. Load pull tuning based on the developed model. 
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Figure 5.24. (a) Output power of the power stage transistor (CRF24010) versus load,  
(b) Simulated load pull contours at f = 2.4 GHz. 
 
From the figure, a maximum output power of 7.4 W at 37 Ohm can be achieved. 
In the same manner, the optimization procedure has been continued to extract the 
optimum source impedance which is found to be 4 +j 4 Ohm at 2.4 GHz. The 
optimum output power has been slightly increased by 0.2 W. The simulated load pull 
data at the optimum load are shown in figure 5.24 (b). 
The design of the output matching network synthesis (OMN) was started as 
described in [13], [14]. Initial load and source impedance values were taken from load 
pull analysis. Further goals of this first design cycle were little network complexity, 
gain flatness, an output return loss and an output power of at least 10 dB and 5 W, 
respectively over the full bandwidth. It has been found that the design goal can be 
firstly achieved by a simple LC low pass network. The final design has been realized 
using microstrip elements as shown in figure 5.25 (a) and the corresponding simulated 
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output return loss is shown in figure 5.25 (b). At least 10 dB output return loss can be 
achieved over the frequency band (0.01-2.4 GHz). By this procedure, the load 
impedance of the interstage matching network (optimum source impedance of the SiC 
FET) was found, too. 
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Figure 5.25. (a) Output matching network topology, (b). Simulated output return loss of the 
power stage amplifier. 
 
5.3.6 Input matching for maximum gain 
For the GaAs driver FET load pull analysis was performed, too. The procedure of 
extracting the optimum load and source impedances which result in maximum output 
power from the driver stage has been manipulated in the same manner as presented in 
detail in the previous section. Figure 5.26 depicts the circuit diagram used in the load 
pull technique. Based on ADS model (Fujitsu FLL177ME), the optimum load and 
source impedances were found to be 15 Ohm and 2 Ohm, respectively at 2.4 GHz 
result in maximum output power of 1.68 W from the driver. Figure 5.27 (a) shows the 
driver output power at various load resistances while the simulated load pull data at 
the optimum load and source impedances are depicted in figure 5.27 (b). 
The input matching network was found in a similar manner using a 50 Ω match 
and the GaAs FET input impedance as source and load impedances for the matching 
network. Three matching sections (a microstrip line together with an open stub in 
low-pass form) had to be used at the input to realize the high impedance 
transformation ratio necessary for matching the 50 Ω source impedance. Figure 
5.28 (a), (b) show respectively, the input matching network structure and the 
corresponding input return loss after adding the network. It can be observed that 
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maximum input return loss of 10 dB in the frequency range from 10 MHz to 2.4 Ghz 
can be obtained. 
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Figure 5.26. Load pull tuning of the driver GaAs FET. 
10 15 20 25 30 35 40 455 50
1.0
1.2
1.4
1.6
0.8
1.8
RL (Ohm)
P
L 
(W
at
t)
Popt
-0.5 dB
-2 dB
-1.5 dB
-1 dB
(a) (b)
 
Figure 5.27. (a) Output power of the driver transistor (FLL177ME) versus load, (b) Simulated 
load pull contours at f = 2.4 GHz. 
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Figure 5.28. (a) Input matching network of the driver stage, (b) Simulated input return loss. 
 
5.3.7 Interstage Matching Network design 
An interstage method for broadband amplifier design suitable for CAD has been 
developed. The concept topology is shown in figure 5.29 (a). Both driver and power 
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stages have a gain that decreases with increasing frequency. The specifications for a 
good input and output match will require that the input and output matching networks 
have a constant gain over the frequency range of the amplifier (i.e., flat gain 
response). The interstage matching network must provide a gain having a positive 
slope with increasing frequency to compensate for the transistor roll-off and therefore, 
to give an overall flat frequency response. The so found load impedance together with 
the source impedance of the SiC power FET have used as input data for synthesis and 
optimization of the interstage matching network (ISMN) with respect to maximum 
and flattened power transfer. A tapered microstrip line together with a low-pass 
section has been found as most suitable solution as shown in figure 5.29 (b). 
ZL1,opt ZL2,opt
ISMN
G
f
MTAPER
Taper8
Port
P5
Num=2
Port
P6
Num=1
MLOC
TL465
MTEE
Tee105
MLIN
TL466
(a) (b)  
Figure 5.29. (a) Interstage matching topology, (b) ISMN network. 
 
After finding the initial topologies and element values by the described 
procedures, the final design parameters were found by an overall optimization of all 
amplifier design parameters. During this final step, the described design strategy has 
been found to be very suitable. The circuit simulations were performed by using 
Agilent ADS Simulator. The substrate material data are based on ROGERS 4003 
laminate with a permittivity of 3.38 and a thickness of 0.51 mm. 
5.4 Design examples 
The procedure of designing the matching circuits for an unconditional stable 
power amplifier is summarized in the following steps: 
1. Select the transistor to provide the required output power 
2. Obtain the optimal load impedance of the power stage for maximum output 
power from load-pull simulation using large signal model or using load line method. 
3. Design the output matching circuit as an impedance transformer to transfer 
50 Ohm into the optimum load impedance of the output stage. 
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4. Design the input matching circuit to provide a conjugate match between the 
input impedance and 50 Ohm so that a good input return loss can be obtained. 
5. Design the interstage matching circuit with a positive gain slope to flatten the 
overall power gain of the amplifier. 
6. Optimize the input and interstage matching circuits for the best performance 
in terms of input VSWR, power gain, and gain ripple. 
7. Perform analysis using a large signal model to obtain output power, power 
added efficiency, and power gain at 1 dB compression point. 
8. Repeat any previous steps if the large signal performance requirements are 
not satisfied. 
In this section, we introduce five power amplifier generations; 5 W wideband 
single stage and two stage power amplifiers, an ultra wideband PA (up to 5 GHz) 
based on a SiC Die  with saturated output power ≥ 37 dBm. The last example will be 
a 10 W narrowband PA using a SiC Die MESFET. All the matching networks in the 
design have been developed based on microstrip transmission lines. Measured and 
simulated results of the implemented amplifiers will be presented and discussed in the 
next chapter in more detail. 
5.4.1 5 W wideband single stage PA 
As discussed in Sec. 5.2, a SiC MESFET has been selected to give 37 dBm 
typical power at its 1 dB compression point. A feedback branch with RF2 = 200 Ohm 
for 9 dB small signal gain and RS2 of 2 Ohm for K >1.3 have been selected. The 
design begins with synthesizing the output load network. The network must transform 
the 50 Ohm load impedance to the optimum load impedance Zopt required by the FET. 
The optimum load impedance has been determined with the aid of load pull data 
based on the derived model for the SiC MESFET as discussed in Sec. 5.3.2, Ropt was 
found to be 37 Ohm at 2.4 GHz. 
Using the target values for the terminating impedance, a lumped element 
matching network has been synthesized based on the presented analysis in Sec. 5.2. 
Then the lumped element components have been converted to a distributed structure. 
Computer optimization based on ADS Simulator has been used to trim the network 
performance. 
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Taking into consideration the optimum source impedance of 4 + j4 Ohm at 
2.4 GHz, the input matching network has been synthesized in a similar manner in 
lumped element form. The network has been converted to microstrip topology. 
Amplifier gain flatness has been achieved by only optimizing the input network of the 
complete circuit. The complete schematic including the bias circuitry, SMT library 
parts, vias, and appropriate microstrip matching elements is illustrated in figure 5.30.  
 
Figure 5.30. Schematic diagram of the power stage amplifier. 
 
The resulting small signal gain, stability factor and input and output return losses 
are shown in figure 5.31. Power and linearity performance of the power stage 
amplifier will be presented and discussed in detail in the next chapter. 
0.5 1.0 1.5 2.0 2.50.0 3.0
-10
0
-20
10
-10
-5
-15
0
f (GHz)
|S21|
2 |S11|
2K |S22 |2
In
-O
ut
R
et
ur
n
Lo
ss
es
(d
B)
G
S
(d
B)
,S
ta
b.
Fa
ct
or
K
 
Figure 5.31. Small signal performance of the power stage. 
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5.4.2 5 W wideband two stage PA 
It is always necessary to have a driver that provides enough power for the last 
stage which contains the largest size of power device. The amplifier consists of three 
basic networks: input network, interstage network and output network. As in the case 
of single stage PA design, the output matching network for maximum output power 
has been designed to terminate the SiC MESFET with the optimum load impedance, 
the input network of the driver stage must provide high input return loss and 
maximum available gain. The interstage network is used to provide the necessary gain 
shaping required compensating for the roll-off of each FET and power transfer 
performance between amplifier stages. This can be accomplished by using a tapered 
microstrip line between the stages. Thus the completed amplifier can exhibit flat gain 
and power performance for broadband operation. The synthesized networks are 
usually in a lumped element form, which are later converted to the distributed form. 
Excellent gain flatness performance for small signal operation is obtained based on 
the method described by Mellor [50]. The problems in designing multistage amplifiers 
with lossless networks can be eliminated or at least significantly reduced by either 
employing RF feedback techniques or some form of lossy matching networks such as 
the series combination illustrated in figure 5.13. The feedback resistors, RF1 and RF2 
are selected to be 220 Ohm and 200 Ohm, respectively, for obtaining an overall gain 
of 23 dB, with small fluctuations of ± 1 dB. Input and interstage matching networks 
have been optimized in order to improve the gain performance and minimize the input 
return loss. Figure 5.32 shows the schematic diagram of the implemented amplifier. 
Simulated small signal amplifier performances are depicted in figure 5.33. It is 
observed from this figure that a high gain of 23 ± 1 dB in the operating bandwidth can 
be achieved. Acceptable input and output return losses of 7 dB and 8 dB, respectively 
can be satisfied. 
IMN
ISM N
O M N
C F1
R F2R F1
C F2
RF in
V G1
V G2V D1 V D2
RFout
FLL177ME
CRF24010
R S1
C S1
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Figure 5.32. Schematic diagram of two stage power amplifier. 
 
 
Page 95  T U  B E R LIN    
M
IC
R
O
W
A IN
G
  LA
B
 VE 
ENGINEER
Ahmed Sayed                                                          Wideband Power Amplifier Design
 
 
0.5 1.0 1.5 2.0 2.50.0 3.0
0
10
20
-10
30
-15
-10
-5
-20
0
f (GHz)
|S22|2K|S21|
2 |S11|
2
In-
Ou
tR
et
ur
n
Lo
ss
es
(d
B)
G S
(d
B)
,S
ta
b.
Fa
cto
rK
 
Figure 5.33. Small signal performance of two stage power amplifier. 
 
5.4.3 5 W ultra wideband single stage PA using SiC Die 
The new SiC CRF24010 chips have also been used in this work. An ultra 
wideband PA operating in the frequency range 1 MHz – 5 GHz has been simulated. 
Input and output matching networks based on multisection microstrip technique have 
been developed. Gain flatness of ± 1 in the operating bandwidth can be achieved by 
inserting a R-C feedback combination between gate and drain. The schematic diagram 
of a single stage PA using a SiC chip is shown in figure 5.34 while the corresponding 
simulated small signal performances are illustrated in figure 5.35. 6 ± 1 dB small 
signal gain and ≥ 9 dB output return loss can be seen in the figure. 
 
Figure 5.34. Schematic diagram of the power stage using a SiC Die. 
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Figure 5.35. Small signal performance of the 5 W ultra broadband single stage PA using 
a SiC Die. 
 
5.4.4 5 W ultra wideband two stage PA using SiC Die 
High gain is also desired in power amplifier design. A driver stage based 
EFA960B Die from EXCELICS with the presented specifications in table 5.1 has 
been used. A two stage ultra wideband, high gain power amplifier has been designed. 
 
Output Power (dBm) 36 
Gain at 2 GHz (dB) 16 
Table 5.1. Specifications of EXCELICS GaAs FET from datasheet. 
 
In the same manner as described in example (2), the interstage network has been 
designed to compensate the roll off of the driver and power stage MESFETs. 
Continuing the work done in the previous example for both input and input matching 
networks, a multisection interstage matching network based on microstrip to meet 
such broad-bandwidth has been used. Figure 5.36 shows the schematic diagram of the 
simulated amplifier. 
 
Figure 5.36. Schematic diagram of the ultra broadband two stage PA using a SiC Die. 
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Figure 5.37 illustrates the simulated small signal performance of the simulated 
amplifier. A small signal gain of 17 ± 1 dB at the cost of poor input matching can be 
obtained. Except for the small frequency band from 0.1 GHz to 0.8 GHz, an output 
return loss of ≥ 6 dB can be achieved. This values can be improved if additional work 
can be spent. 
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Figure 5.37. Small signal performance of the 5 W ultra broadband two stage PA using 
a SiC Die. 
5.4.5 10 W high gain single stage PA using a SiC Die 
In this example, the derived model for the CRF24010 SiC MESFET has been 
used in the harmonic balance ADS simulator to achieve 10 W (40 dBm) output power 
over a frequency range from 3.1 GHz to 3.5 GHz. An amplifier with 15 dB gain over 
the prescribed bandwidth is required. An output matching network using the lumped 
elements has been developed whereas the chip input impedance has been transformed 
to 50 Ohm via two inductors and a short circuit stub as shown in figure 5.38. 
 
Figure 5.38. Schematic diagram of the high gain 10 W power amplifier. 
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Maximum flat gain can be obtained in this case by canceling the reactance 
between gate and drain. This can be done by adding a capacitance with the same value 
of Cgd and a 1:1 ideal transformer. The input matching network together with the 
feedback compensation have been optimized to achieve maximum flat gain, and 
minimum input return loss. Figure 5.39 shows the simulated small signal results: 
small signal gain GS greater than 17 dB with ± 0.5 dB, and input and output return 
losses of greater than 8 and 10 dB respectively, have been achieved. The large signal 
performance of the designed amplifier will be presented and discussed in detail in the 
next chapter. 
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Figure 5.39. Small signal performance of the 10 W high gain single stage PA. 
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CHAPTER SIX 
POWER AMPLIFIER 
PERFORMANCE 
Power amplifier performance includes small signal performance, power 
performance (output power, power gain, and power added efficiency) and linearity 
performance (AM-AM and AM-PM conversions, and intermodulation distortion 
based on two tone measurements (second– and third– order intercept points)). Small 
signal and large signal simulations of the designed amplifiers based on the derived 
model will be presented and discussed in this chapter in details. As discussed in 
chapter 5, we have presented five different power amplifier categories; two of them 
(single stage wideband power amplifier and two stage wideband power amplifier) 
based on SiC MESFET have been designed and measured. Measurements of the 
designed amplifiers will be compared to the simulations. Impact of the driver stage on 
the overall performance of two stage PA will be discussed. Simulation performance of 
the other categories (ultra wideband single stage PA, ultra wideband two stage PA, 
and high power narrow band PA) based on SiC MESFET Die, will also be presented 
and discussed in this chapter. 
6.1 Small Signal Performance 
In this section, we introduce the simulated and measured small signal 
performance of two amplifiers: a 5 W wideband single stage PA, and a 5 W wideband 
PA. S-parameter simulation has been performed using the Advanced Design System 
(ADS) from Agilent Eesof while the small signal measurements have been 
accomplished with a vector network analyzer (VNA) as shown in figure 6.1. 
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Figure 6.1. Measurement setup of small signal performance. 
 
6.1.1 5 W Wideband Single Stage PA 
The small-signal S-parameters were measured at VDS = 30 V, ID =500 mA. Figures 
6.2, 6.3 show the simulated small signal gain, the stability factor (K) and the return 
loss compared to the measured results. Both simulated and measured gain show a low 
ripple (± 1 dB) over the frequency range from 10 MHz to 2.4 GHz. Small signal gain 
of 8 ± 1dB and stability factor of greater than 1.3 can be obtained. Good agreement 
can be observed, too. 
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Figure 6.2. Simulated and measured gain and stability factor of the single stage PA. 
 
Regarding the return loss diagram, a min output return loss of 7 dB can be 
achieved. However, poor (but acceptable) input matching in the frequency range 
(1.6 GHz…2.3 GHz) can also be observed. 
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Figure 6.3. Simulated and measured return loss of the single stage PA. 
 
6.1.2 5 W Wideband Two Stage PA 
Small signal gain, stability factor and input and output reflection coefficients were 
measured using a network analyzer. Bias data were VD1 = 10 V, ID1 = 350 mA, 
VD2 = 30 V and ID2 = 500 mA, respectively. Figure 6.4 shows wideband characteristics 
from 10 MHz to 2.4 GHz with a small signal gain of 23 ± 1 dB and a stabili
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s) and measured (symbols) gain and stability factor of the 
SMD-devices and the substrate implemented not precisely enough in the related 
Figure 6.4. Simulated (solid line
two stage PA. 
 
A very good agreement can be observed for the gain while the measured K-factor 
is considerably higher. The reasons for that are additional losses of microstrip lines; 
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models. Figure 6.5 shows input and output return loss. In tendency, simulated and 
measured results match pretty well. The reason for the deviation of a few dB is the 
same as for the K-factor. While the output matching is very satisfactory, we will 
spend some work in the future to further improvement of the input matching. 
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symbols) return loss of the two stage PA. 
6.2 
 (DUT) since the driving 
power from VNA at port (P1) is not sufficient in most cases (especially for the single 
stage PA) to drive the DUT. Specifications of the driver amplifier used in our 
measurements are given in table 6.1. 
S11
S22
Figure 6.5. Simulated (solid lines) and measured (
Power Performance 
Harmonic balance simulation has been used to predict the output power (Pout), 
power gain (GP), power added efficiency (PAE), and harmonic distortion of the 
implemented power amplifiers based on the derived model (see chapter 4). Power 
measurement setup as illustrated in figure 6.6 is based on the VNA as a measuring 
unit, an amplifier with high gain and sufficient output power as driver stage (Driver) 
to increase the power at the input of the device under test
DUT
Vec to r Network Ana lyze r
P1 P2
Attenua tor
DUTriver
 
 
Figure 6.6. Power performance measurement setup. 
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Operating Bandwidth 10 MHz…4.1 GHz
Power Gain 33 dB 
Output Power 30 dBm 
Output IP3  (OIP3) 38 dBm 
Table 6.1. Specifications of the driver amplifier. 
 
6.2.1 5 W Wideband Single Stage PA 
The proposed model has been implemented as a user-defined model into the 
harmonic balance circuit simulator and small and large signal simulations were 
of the SiC ared to the 
e sults at f = 1 GHz, VDS = 30 V and 
ID = 500 mA. A very good agreement concerning power gain and output power can be 
obse
accomplished. Simulated output power, gain compression and power added efficiency 
power stage based on the de ived model have been compr
measur ments. Figure 6.7 shows the re
rved whereas the PAE curves show a slight difference. 
 
0 10 20 30 400
  VE EN
GINEER
10
20
30
40
50
Input Power (dBm)
O
 (d
0
ut
pu
t P
ow
er
 (d
B
m
), 
G
ai
n
B
)
30
10
20
40
50
P
A
E 
(%
 
Figure 6.7. Measured (symbols) and simulated (solid lines) power performance of a single 
stage PA based on the derived model: f = 1 GHz, VDS = 30 V, ID = 500 mA. 
 
The power performance process measurements have been done over the whole 
operating frequency range (10 MHz…2.4 GHz), and the output power and power gain 
have been extracted at the 1 dB compression point. Figure 6.8 shows the simulated 
(solid lines) and measured (symbols) extracted values of the output power (Pout), 
power gain (GP), and the input power (Pin =Pout - GP) versus frequency. It is obvious 
from the figure that min P  of 37 dBm, max PAE of 33 % and min G  of 7 dB have 
been obtained. With a very good agreement between simulations and measurements, 
only ± 1dB gain ripple also has been observed. 
)
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Figure 6.8. Simulated (solid lines) and measured power performances of the single stage PA 
over the operating frequency range: VDS = 30 V and ID = 500 mA. 
 
6.2.2 5 W Wideband Two Stage PA 
The power measurements were performed using a RF signal generator in 
conjunction with a microwave medium power amplifier as power source. Figure 6.9 
shows output power, power gain and PAE versus input power at 1 GHz for the bias 
parameter VD1 =10 V, ID1 = 350 mA, VD2 = 30 V and ID2 = 500 mA. From the figure, 
an output power of at least ± E of 28 % at 
1 dB power compression point can be taken. 
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37 dBm, power gain of 22  1 dB and PA
PA performance versus frequency is finally depicted in figure 6.10. Up to 2.4 GHz, 
an output power and power gain of 37 dBm and 22 ± 1 dB (P1dB), respectively were 
obtained. The required input power at P1dB is shown in figure 6.10, too. 
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Figure 6.9. Measured power performance of the two stage PA at 1 GHz. 
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Figure 6.10. Measured power performance of the two stage PA over the operating frequency 
6.2
 
range: VDS = 30 V and ID = 500 mA. 
 
.3 5 W Ultra Wideband Single Stage PA Using SiC Chips 
Harmonic balance simulations of an ultra wideband PA based on SiC chips has 
been performed. Figure 6.11 illustrates the circuit topology used in the power 
performance simulation. WB-symbol_using_chip in the schematic represents the 
circuit diagram given in chapter 5 (Figure 5.34). 
 
 
Figure 6.11. Schematic diagram of single-tone HB simulation. 
 
At f = 1 GHz, VDS = 30 V, ID = 500 mA, the power performance of the amplifier 
has been simulated. By sweeping the input power (from 0 dBm to 40 dBm), output 
power, power gain and power added efficiency can be calculated in terms of Vout, Iout, 
ID and Pin. Figure 6.12 shows the simulated power performance of the single stage PA 
GP
Pout
Pin
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at f = 1 GHz. An output power of 37.5 dBm, a pow
compression point and max PAE of 30 % have been obtained. 
er gain of about 5.5 dB at the 1 dB 
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ge PA at 1 GHz. Figure 6.12. Simulated power performance of the ultra wideband single sta
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Figure 6.13. Simulated power performance of the ultra wideband single stage PA over the 
operating frequency range: VDS = 30 V and ID = 500 mA. 
 
Power performance of the ultra wideband PA has been simulated over the entire 
bandwidth and output power and power gain at the 1 dB compression point have been 
extracted. Figure 6.13 illustrates the extracted output power, power gain and input 
pow
 
GP
Pout
rm
an
ce
Pin
er (Pout - GP). From the figure, an excellent broadband power performance can be 
observed. Output power of at least 37 dBm and power gain of 5.5 ± 1 dB can be 
obtained. 
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wo Stage PA Using SiC Chips 6.2.4 5 W Ultra Wideband T
In this section, we present the power performance of a two stage PA based on SiC 
chips. The simulated small signal performance of the implemented amplifier has been 
introduced in chapter 5, however HB simulation will be done based on the schematic 
diagram shown in figure 6.14. 
 
Figure 6.14. Schematic diagram of single-tone HB simulation for the ultra WB two stage PA. 
 
Regarding the diagram, a user defined symbol is used instead of the circuit 
diagra  high 
gain can be achieved, however the PAE will be reduced because of the (DC) 
te wer and power gain will be calculated 
in 
m given in chapter 5 (Figure 5.36). With a two stage PA, it is expected that
dissipa d power in the driver stage. Output po
the same manner as in the previous example based on Vout, VD2 and Iout while PAE 
can be determined in this case from the following equation 
( )2211 DDDD
inout
IVIV
PP
PAE +
−=            (6.1) 
At VD1 = 10 V, ID1 = 350 mA, VD2 = 30 V and ID2 = 500 mA, the input power has 
been swept at f = 1 GHz, output power, power gain and PAE have been extracted. 
Figure 6.15 shows the power performance of the ultra wideband two stage PA. 
Adding the driver stage increases the 1 dB power gain to 17.5 dB compared to 5.5 dB 
in case of the single stage PA. The impact of the driver stage on the PAE of the two 
 
Page 109  T U  B E R LIN    
M
IC
R
O
W
A IN
G
  LA
B
Ahmed Sayed                                                                    Power Amplifier Performance
 
stage PA is also observed. Referring to max PAE of 30 % in case of the single stage 
PA, the max PAE of the two stage PA has been reduced to about 25 %. Impact of the 
driver stage on the linearity performance will also be discussed in the next section. 
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Figure 6.15. Simulated power performance of ultra WB two stage PA at 1 GHz. 
 
6.2.5 10 W High Gain Single Stage PA Using SiC Chips 
In the frequency range (3.1 GHz…3.5 GHz), a high power single stage PA has 
been designed based on SiC chips. Design details and small signal performance of this 
amplifier are given in chapter 5. Figure 6.16 illustrates the simulated output power, 
power gain and PAE as a function of the input power at f = 3.3 GHz. 
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put 
power of 41 dBm can be obtained. The figure shows that a max PAE of 45 % 
co
6.3 Linearity Perf
power spectrum analyzer (PSA) from Agilent together with an intelligent enhanced 
multitone studio based predistortion technique is considered. 
The measurement setup used in this case is shown in figure 6.17. The Signal 
Studio for Enhanced Multitone software by Agilent is used to correct the nonlinearity 
caused by ESG internal amplifiers, driver and low pass filter, using a predistortion 
technique. A PC is connected to the measurement setup during the correction process. 
An enhanced signal generator (ESG) is used to generate multitone signals that may be 
more accurate compared to the traditional systems used in IMD measurements. 
An 1 dB input compression point of 25 dBm, power gain of 16 dB and out
mpared to 30 % in case of the 5 W single stage PA. 
ormance 
Traditional intermodulation distortion (IMD) measurements that use two identical 
signal generators, two identical driver amplifiers in order to obtain the same power at 
the input of the power amplifier to be measured (DUT) through a very good 
directional coupler is considered too difficult to construct resulting in a lot of errors 
that make the linearity measurements inaccurate. A new simple and accurate 
measurement setup based on an enhanced multitone signal generator (ESG) and a 
PSAESG
DUTriver
Spectrum AnalyzerTwo-tone Generator
 
DUT
PSAESG
DUTriver
Tw o - to n e  G e ne ra to r Sp e ctru m  An a lyz e r
(b)
 
Figure 6.17. Two-tone measurement setup based on the Agilent Mulitone Studio: 
 a) IMD cancellation  b) IMD measurements of DUT. 
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are usually used to model the nonlinearity of an 
amplifier. These conversions model the amplitude and phase of the fundamental 
signal with increasing amplitude, and therefore nonlinearities are characterized as 
changes in the fundamental signal [58]. These additional characterizations can give a 
more accurate representation of nonlinear distortions in an amplifier. AM-AM 
distortion is created by variation of the amplifier gain as a function of input power 
while AM-PM distortion is defined as the change of the phase between the input and 
output signals with varying input power. Figure 6.18 shows the measured and 
simulated AM-AM and AM-PM conversions of a single stage PA at 1 GHz. The AM-
AM and AM-PM measured performances are quite good with a maximum deviation 
of ain 
compression (AM-AM). Good matching between measurements and simulations can 
be a
6.3.1 5 W Wideband Single Stage PA 
AM-AM and AM-PM conversions 
only 0.3 (dB/dB) and 0.25 (deg/dB), respectively at the fundamental g
chieved. 
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Figure 6.18. AM-AM and AM-PM response of single-stage PAs at f = 2 GHz:  
measurements          (symbols) and simulations          (solid lines). 
 
easured nd simulated AM-AM and AM-PM distortions have been extracted 
over the entire bandwidth and depicted in figure 6.19 at 1 dB
M a
 AM-AM and AM-PM distortions of 
0.45 (dB/dB) and 0.75 (deg/dB), respectively have been achieved over the full band at 
1 dBCP. 
Linearity has also been characterized performing two-tone intercept point 
measurements. Two closely spaced input tones of equal amplitude were applied to the 
CP. The figure shows a 
very satisfying agreement between measurements and model based simulations with 
only a few percent deviation. Very low values for
AM-PM
AM-AM
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amplifier at f and f + ∆, respectively where ∆ is the frequency spacing between the 
two tones. The fundamental, second and third order components were determined 
using a spectrum analyzer as a function of input power. An enhanced multi-tone 
signal generator (Agilent-ESG) was used to provide the two tone signal at f = 1 GHz 
with frequency spacing ∆ = 200 kHz and Pin = 16 dBm. The output amplitude 
spectrum was taken from the spectrum analyzer (Agilent PSA) as shown in 
figure 6.20. 
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Figure 6.19. Measured (symbols) and modeled (solid lines) AM-AM and AM-PM response of 
the SiC power stage versus frequency: VDS =
 
 
 
Figure 6.20. Two-tone measurement of the wideband single stage PA at Pin = 0 dBm, 
f = 1 GHz and ∆ = 200 kHz. 
 
An input power sweep was applied and the output second and third order intercept 
point (OIP2 & OIP3) were finally calculated using the equation 
OIPn = Pout + (Harmonic Suppression) / (n-1)        (6.2) 
AM-PM
AM-AM
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where n is the order of the harmonic. Figure 6.21 shows the fundamental, second and 
third order harmonics as a function of the input power. The diagram shows that an 
OIP2 and OIP3 of 71 dBm and 51 dBm, respectively, have been achieved. Bias 
parameters were VDS = 30 V, ID = 500 mA. The extracted second and third order 
intercept points at different frequencies are presented in figure. 6.22. Over the entire 
bandwidth, an OIP2 > 70 dBm and an OIP3 > 49 dBm have been achieved. 
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Figure 6.21. Two-tone measurements (symbols) and simulations (solid lines) of the single 
stage PA at 1 GHz, ∆ = 200 kHz. 
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Figure 6.22. Extrapolated input and output intercept points of the wideband single stage PA at 
VDS = 30 V and ID = 500 mA. 
 
6.3.2 5 W Wideband Two Stage PA 
Additional amplifier characterizations can give a more accurate representation of 
nonlinear distortions in an amplifier. Figure 6.23 shows both amplitude and phase 
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characteristics at 2 GHz. The amplifier shows very low AM-AM and AM-PM values 
of max. 0.1 (dB/dB) and 0.23 (deg/dB) at f = 2 GHz. Regarding the power stage 
diagram in figure 6.18, impact of the driver can be noticed. Adding or subtracting the 
driver harmonics as a vector results in increasing or decreasing the overall AM-AM 
and AM-PM distortions. 
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Figure 6.23. AM-AM (triangles) and AM-PM (squares) response of two-stag
f = 2 GHz. 
e PA at 
 
s 
measure of PA linearity can be also achieved. The extracted values of these 
de and phase 
characteristics at 1 dB
Broadband single tone performance using AM-AM and AM-PM conversions a
conversions have been done at 1 dBCP. Figure 6.24 shows both amplitu
CP versus frequency. 
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Figure 6.24. Measured AM-AM (triangles) and AM-PM (squares) conversions of the two 
stage PA versus frequency. 
 
The two stage design exhibits AM-AM and AM-PM values of up to -1.2 (dB/dB) 
and -1 (deg/dB) over the full bandwidth. Both values are about twice the amount of 
AM-AM
AM-PM
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the power stage alone and are from that point of view acceptable. Although these 
values are pretty low, too, they could be improved by a larger driver FET. 
Two-tone measurements have also bee o predict the linearity performance 
of the two stage PA. The measurements have been done at VD1 =10 V, ID1 =350 mA, 
VD2 = 30 V,ID2 =500 mA, and a tone spacing of 200 kHz. Figure 6.25 shows the 
amplitude spectrum of the implemented amplifier on the PSA at f = 1 GHz and 
Pin = 0 dBm. It is observed from the figure that an IMD of about 55 dBc can be 
obtained, resulting in an OIP3 of about 48 dBm. 
n used t
 
 
Figure 6.25. Two-tone measurement of the two stage PA at Pin = 0 dBm, f = 1 GHz and ∆ = 200 kHz. 
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Figure 6.26. Two-tone measurements of two stage PA at 1 GHz, ∆ = 200 kHz. 
 
Geometrically, the intercept point can be obtained by extrapolating two lines with 
different slopes as indicated in figure 6.26. At various input power levels, first, second 
IP3
IP2 
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and third-order harmonics have been measured and their values have been depicted 
versus the swept input power as shown in the figure. 
The intercept point of the first- and second-order harmonics represents the 
second-order intercept point while the third-order intercept point is given by the 
intersection of both the first- and third-order harmonics. From the diagram, an OIP2 
of 62 dBm and an OIP3 of 48 dBm have been achieved. 
Over the entire frequency band, two-tone test of the designed PA at the same bias 
point and the same tone spacing of 200 kHz has been done. Figure 6.27 illustrates the 
ex n 
OI
tracted output intercept points in the frequency range from 10 MHz to 2.4 GHz. A
P3 of at least 47 dBm and an OIP2 of at least 61 dBm can be achieved. It is 
observed when comparing the results of both the single stage and the two stage PA 
that the driver stage also plays an important rule in degrading the linearity of the 
amplifier. 
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Figure 6.27. Extracted output intercept points of the wideband two stage PA: VD1 = 10 V, 
ID1 = 350 mA VD2 = 30 V and ID2 = 500 mA. 
 
6.3.3 5 W Ultra Wideband Single Stage PA Using SiC Chips 
In this section, single tone measurements have been performed at f = 1GHz and 
AM-AM and AM-PM conversions of an ultra wideband single stage PA have been 
extracted. Figure 6.28 shows the AM-AM and AM-PM distortions versus input power 
at VDS =30 V and ID = 500 mA. Max AM-AM and AM-PM distortions of 
0.25 (dB/dB) and 0.75 (deg/dB), respectively have been occurred at the fundamental 
gain compression. 
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Figure 6.28. Amplitude and phase conversions of the ultra WB single stage PA at f = 1 GHz. 
 
Two-tone measurements of an ultra wideband single stage PA have been 
implemented. Referring to figure 6.11, the single-tone generator has been replaced by 
a two-tone signal generator. IMD performances have been accomplished at f = 1 GHz 
with tone spacing ∆ = 200 kHz. At VBDS B = 30 V and I BDB = 500 mA, first, second and 
third harmonics have been extracted as a function of the swept input power as shown 
in figure 6.29. Extrapolated OIP2 and OIP3 of 68 dBm and 53 dBm respectively can 
be achieved. 
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Figure 6.29. Simulated two-tone performance of the ultra WB single stage PA at f = 1 GHz 
and ∆ = 200 kHz. 
 
The two-tone performance of the implemented amplifier has been repeated at 
various frequencies that cover the range from 1 MHz to 5 GHz and second-order and 
third-order intercept points at the input and the output have been extracted. 
Figure 6.30 indicates the extracted input and output intercept points versus frequency. 
The figure shows that a min OIP2 of 64 dBm and a min OIP3 of 51 dBm. 
TAM-AMT 
TAM-PMT 
Power Amplifier Performance                                                          Ahmed Sayed
 
 
Page 1 T U  B E R LIN    
M
IC
R
O
W
AV
E EN
GINEERIN
G
  LA
B
1 2 3 40 5
40
60
20
80
IIP3
OIP3
IIP 2
OIP2O
ut
pu
tP
ow
er
(d
B
m
)
f  (GHz)  
Figure 6.30. Extracted input and output intercept points of the ultra WB single stage PA: 
VBDSB = 30 V and IBDB = 500 mA. 
 
6.3.4 5 W Ultra Wideband Two Stage PA Using SiC Chips 
The impact of the driver stage can be observed when simulating the single tone 
measurements. Transmission amplitude and phase variations with respect to the swept 
input power are illustrated in figure 6.31. Referring to the AM-PM diagram of the 
ultra wideband single stage PA (Figure 6.28), the AM-PM conversion of the two stage 
PA has been increased to 3 (deg/dB) at 1 dB gain compression which reflects the 
impact of the driver stage on the amplifier performance. 
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implemented amplifier. Second- and third-order intercept points can be geometrically 
extrapolated as the intersections of first-order, second-order and the first-order and 
third-order harmonics, respectively. OIP2 and OIP3 of 62 dBm and 48 dBm 
respectively can be obtained. 
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Figure 6.32. Two-tone performance of the ultra WB two stage PA: f = 1 GHz and 
∆ = 200 kHz. 
 
6.3.5 10 W Narrow Band Single Stage PA Using SiC Chips 
In this section, single- and two-tone measurements of a high power single stage PA 
have been performed. The single-tone harmonic distortion can be measured by means 
of AM-AM and AM-PM conversions while the intermodulation distortions can be 
measured by means of the harmonic intercept points. AM-AM and AM-PM 
distortions of the implemented amplifier have been simulated using HB from ADS 
and are shown in figure 6.33. 
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Figure 6.33. AM-AM and AM-PM conversions of the 10 W high gain single stage PA at 
1 GHz. 
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From the figure, the single-tone linearity performance can be measured at the 
fundamental gain compression (AM-AM) and it has been observed that max phase 
distortion of 0.2 (deg/dB) can be done. Two-tone measurements have been performed 
at f = 1 GHz with a tone spacing of 200 kHz. By sweeping the input power, 
fundamental, second- and third-order harmonics have been simulated. Figure 6.34 
illustrates the output harmonics versus the input power. Extrapolated OIP2 and OIP3 
of 71 dBm and 50 dBm, respectively, can be obtained. 
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Figure 6.34. Two-tone performance of the 10 W high gain single stage PA at f = 3.3 GHz and 
∆ = 200 kHz. 
 
CONCLUSION 
In this thesis, features of wide bandgap materials that provide high RF power 
density, excellent PAE performance, high break down voltage, and high frequency 
operation have been used to implement broadband power amplifiers. An accurate 
model for SiC MESFET has been developed. A novel systematic procedure has been 
used to extract the extrinsic model parameters based on Cold-FET measurements. The 
intrinsic model elements have been extracted from S-parameter measurements at 
various bias conditions. 
A large signal table-based model for SiC MESFET based on Angelov’s 
formulation has been developed. Dispersions in the transconductance and output 
conductance were interpreted. The new model has been implemented as a user-
defined model in the harmonic balance circuit simulator ADS. The model has been 
verified by comparing its power and linearity performance with Cree’s model based 
on this transistor and they were found very close to each other. 
Based on the derived model, five different generations of power amplifiers have 
been implemented. In the first generation, a 5 watt wideband single stage power 
amplifier using a SiC MESFET has been designed. The frequency range covers 
10 MHz to 2.4 GHz with a small-signal gain of 8 ± 1 dB. A broadband choke 
structure with a new technique was developed to obtain good isolation and low loss 
over the desired bandwidth. Input and output matching networks and shunt feedback 
topology were introduced to increase the bandwidth. At VDS = 30 V and ID = 500 mA, 
power performance measurements with PAE of almost 33%, an output power of 
 37 dBm and 7 dB power gain over the operating bandwidth were achieved. Two-
tone measurements at frequency spacing of 200 kHz were also done and OIP2 and 
OIP3 of 70 dBm and 49 dBm, respectively, were obtained. AM-AM and AM-PM 
distortions were also measured and the results are discussed. 
≥
In the second generation, a 5 W two stage wideband RF power amplifier has been 
designed using a SiC MESFET power stage, covering the frequency range from 
10 MHz to 2.4 GHz. ± 1 dB gain flatness has been achieved over the bandwidth by 
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combining feedback and matching circuits properly. Small signal S-parameters, 
power performance, and intermodulation characteristics were measured. Impact of the 
driver stage based on a GaAs MESFET on the overall amplifier performance has been 
presented and discussed. Compared to the single stage PA, a higher gain of 22 ± 1 dB 
and a lower PAE of 28 % can be observed for the two stage PA. The linearity 
performance of the two stage PA has been presented, too. An OIP3 of 47 dBm can be 
achieved compared to 52 dBm from the single stage PA. The two stage design 
exhibits AM-AM and AM-PM values of up to -2 (dB/dB) and -1 (deg/dB) over the 
full bandwidth. Both values are about twice the amount of the power stage alone and 
are from that point of view acceptable. Although these values are pretty low, too, they 
could be improved by a larger driver FET. 
An ultra wideband 5-W single stage PA based on SiC MESFET Die has been 
developed in the third generation. The simulated amplifier covers the frequency bands 
from 1 MHz to 5 GHz. Small signal and harmonic balance simulations based on ADS 
have been accomplished. An output power of 37 dBm, power gain of 5.5 dB and PAE 
of 30 % have been obtained. AM-AM and AM-PM conversions as a single-tone 
measurement have also been simulated and 0.75 deg/dB of AM-PM distortion at the 
fundamental compression has been found. Two-tone test with a tone spacing of 
200 kHz has also been performed and the minimum values of OIP2 and OIP3 have 
been found to be 68 dBm and 53 dBm, respectively. 
An extension of the third generation concerning the power gain improvement has 
also been demonstrated in the fourth one. An ultra wideband 5-W two stage PA has 
been simulated. The driver stage is based on a GaAs FET Die from Excellics, while a 
SiC MESFET Die has been used in the power stage. Input, output, interstage and 
feedback networks based on microstrip technique have been designed. Small signal as 
well as large signal performance have been simulated. Small signal gain of 17.5 dB, 
input and output return losses of 5 dB and 8 dB, respectively, over the frequency band 
from 1 MHz to 5 GHz have been achieved. Impact of the driver stage on the power 
and linearity performance of the amplifier has also been discussed. Compared to the 
single stage PA performance, a higher power gain of 17 dB, a lower PAE of 25 % in 
the power performance of the two stage PA can be achieved. Amplitude and phase 
distortion of the implemented amplifier have been demonstrated at 1 GHz. Although 
an AM-PM of 3 deg/dB has been found at the gain compression point, the 
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implemented two stage amplifier still has low sensitive distortion. At 1 GHz, two-tone 
test with a tone spacing of 200 kHz has been simulated, resulting in OIP2 and OIP3 of 
64 dBm and 51 dBm, respectively. Regarding the third generation linearity 
performance, the impact of the driver stage on the amplifier performance can be 
observed. 
The fifth and final generation of the simulated power amplifiers in this work is a 
10 W, high gain single stage PA based on a SiC MESFET Die. In this case, feedback 
compensation technique using a transformer has been used to eliminate the reactance 
of the gate-drain capacitance, resulting in a high gain of 16 ± 0.5 dB over the 
frequency range (3.1 GHz…3.5 GHz). Input and output matching networks have been 
designed for maximum gain and maximum output power. Return losses of 9 dB and 
12 dB at the input and output, respectively, have been achieved. Power and linearity 
performances of the simulated amplifier have been simulated with ADS harmonic 
balance. An output power of 40 dBm, power gain of 16 dB, PAE of 45 % at 3.3 GHz 
have been obtained. At 3.3 GHz, single-tone and two-tone tests have been also 
simulated. AM-AM and AM-PM conversions of 0.2 dB/dB and 0.2 deg/dB, 
respectively at the fundamental gain compression has been found. With a tone spacing 
of 200 kHz, the extrapolated OIP2 and OIP3 values were found to be 71 dBm and 
50 dBm, respectively. 
From the presented work, the SiC MESFET technology appears to be very 
suitable for power applications up to the lower GHz range. The last three generations 
of the implemented amplifiers will be improved and fabricated in the near future. 
 
 
Page 125  T U  B E R LIN    
M
IC
R
O
W
A IN
G
  LA
B
 VE E
NGINEER
 
APPENDIX A 
INTERMODULATION DISTORTION 
ANALYSIS 
In the two-tone test, the input test signal consists of two sinusoids with 
frequencies closely spaced in the band of interest as shown in (A.1) 
( ) ( ) ( )tAtAtx 2211 coscos ωω +=           (A.1) 
If an amplifier exhibits a nonlinear transfer characteristic and is excited with a 
two-tone signal (A.1), the output signal will contain second, third and higher order 
harmonics and intermodulation products. The output signal y(t) then is 
( ) ( ) ( ) ( )
( ) ( )( ) ( ) ( )( ) ( )( ) ...coscoscoscoscoscos
...
3
22113
2
2211222111
3
3
2
21
++++++=
+++=
tAtActAtActAtAc
txctxctxcty
ωωωωωω ( )  
(A.2) 
A second effect of nonlinearity on RF PAs is the intermodulation. In 
intermodulation, a nonlinear circuit excited with two input sinusoids results in an 
output, containing components at new frequencies. In the general case, these new 
frequencies will be of the form as described in equation (A.3). 
21 ωωω nm ±±=                (A.3) 
In equation (A.3), ω is the new frequency; ω1 and ω2 are the original frequencies 
in radians per second (ω = 2 π f ). m and n are positive integers including zero. m + n 
is equal to the order of distortion. 
Not all newly created frequencies belong to the group of intermodulation 
products. Intermodulation products are the result of the interaction of fundamentals 
and harmonics of different order. Harmonics are typically not referred to as 
intermodulation products. Intermodulation products arise from the x2(t), x3(t) and 
higher order terms of the power series expansion. Products created by the x2(t) term 
are second order products and products created by the term x3(t) are third order 
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products. Returning to the two-tone input signal of Eq. (A.1), it can be seen from the 
full expansion of (A.2) that the following intermodulation products appear: 
Second order intermodulation products: 
( ) ( )tAActAAc 2121221212 coscos ω−ω+ω+ω         (A.4) 
For A1=A2, term (A.4) changes to term (A.5): 
( ) ( )tActAc 2121221212 coscos ωωωω −++          (A.5) 
In Eqs (A.4) and (A.5), A1 and A2 are the amplitudes of the two-tone input signal 
and c2 is the second order coefficient. ω1 and ω2 are the fundamental frequencies in 
radians per second. 
Third order intermodulation products: 
( ) ( )
( ) ( )tAActAAc
tAActAAc
21
2
21321
2
213
212
2
13212
2
13
2cos
4
32cos
4
3
2cos
4
32cos
4
3
ωωωω
ωωωω
−++
+−++
     (A.6) 
Again, for A1=A2, Eq (A.6) takes the following form 
( ) ( )
( ) ( )tActAc
tActAc
21
3
1321
3
13
21
3
1321
3
13
2cos
4
32cos
4
3
2cos
4
32cos
4
3
ωωωω
ωωωω
−++
+−++
      (A.7) 
In terms (A.7), A1 and A2 are the amplitudes, c3 is the third order coefficient of 
the power series, and ω1 and ω2 are the two input frequencies in radians per second. In 
Eqs. (A.5) to (A.7) harmonics are not considered.  
Eq (A.7) indicates that as input amplitude A1 increases by a factor of two, the 
third order intermodulation product goes up by a factor of eight due to the exponent of 
value three in the terms 3 c3A13/4. A factor of two in voltage equals 6 dB and a factor 
of eight equals 18 dB. 
Of great interest are intermodulation products appearing in the vicinity of the 
carrier frequency. These are third order intermodulation products of the form 2 ω1-ω2 
and 2 ω2-ω1. Figure A.1 depicts the two tones with the intermodulation distortion 
(IMD) of interest. The two fundamental tones of a two-tone signal are the two 
innermost lines in figure A.1. Third order intermodulation products appear at 
frequencies 2 ω1-ω2 and 2 ω2-ω1. The outermost tones at frequencies 3 ω1-2 ω2 and 
3 ω2-2 ω1 are fifth order intermodulation products. 
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Figure A.1. Frequency spectrum of intermodulation distortion. 
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APPENDIX B 
INTRINSIC SMALL SIGNAL MODEL 
The intrinsic small-signal model of MESFET devices which consists of 8 
elements: Cgs, Rgs, Cgd, Rgd, gm, τ, Rds, and Cds is shown in figure 3.1. This appendix 
demonstrates the derivation of the Y-parameters of this model described by equations 
(3.5). It also explains how the intrinsic parameters can be derived in equations (3.6). 
B.1 Derivation of Intrinsic Y-Parameters 
Figure B.1 shows the intrinsic model out of figure 3.3 separately. The figure 
shows the intrinsic circuit as a two-port network. The terminal voltage relations of this 
two-port network can be expressed in terms of the Y-parameters as [16]: 
RdsCds
Rgd
Rgs
Cgs
Cgd
gm, τ
+ +
- -
I1
V2V1
I2
+
-
Vi
 
 
Figure B.1. Intrinsic model for MESFET. 
 
I1 = y11 V1 + y12 V2             (B.1a) 
I2 = y21 V1 + y22 V2             (B.1b) 
The Y-parameters of equations (B.1a) and (B.1b) can be calculated for the circuit 
of figure B.1 as: 
gdgd
gd
gsgs
gs
gd
gd
gs
gs
V
CRj
Cj
CRj
Cj
Cj
R
Cj
RV
I
y ω+
ω+ω+
ω=
ω+
+
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= 111
1
1
1
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1
11
2
 (B.2a) 
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2
    (B.2b) 
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gdgd
gd
V
CRj
Cj
V
I
V
I
y ω+
ω−=⎟⎟⎠
⎞
⎜⎜⎝
⎛ −==
= 12
1
02
1
12
1
        (B.2c) 
gdgd
gd
dsds
V
CRj
Cj
Cjg
V
I
y ω+
ω+ω+==
= 102
2
22
1
       (B.2d) 
Applying simple mathematical manipulations, all Y-parameters can be rewritten 
in the form of equation (3.5) where the index ‘i’ is omitted for simplicity. 
B.2 Derivation of Intrinsic Parameters 
Equations (B.2a) through (B.2d) form eight equations into eight unknowns; each 
equation can be split into real and imaginary equations. Therefore, these equations can 
be solved for the intrinsic parameters. The real and imaginary parts of all Y-
parameters are known after de-embedding them from the measured S-parameters. 
Since the real and imaginary parts of y11, y12, and y22 are needed in the following 
derivation, we can write them separately as: 
( ) 2
2
22
2
1
22
11Re
D
CR
D
CR
y gdgdgsgs
ω+ω=          (B.3a) 
( ) ⎟⎟⎠
⎞
⎜⎜⎝
⎛ +ω=
2
2
2
1
11Im
D
C
D
C
y gdgs            (B.3b) 
( ) 2
2
22
12Re
D
CR
y gdgd
ω=              (B.3c) 
( ) ⎟⎟⎠
⎞
⎜⎜⎝
⎛ω−=
2
2
12Im
D
C
y gd              (B.3d) 
( ) 2
2
22
22Re
D
CR
gy gdgdds
ω+=            (B.3e) 
( ) ⎟⎟⎠
⎞
⎜⎜⎝
⎛ +ω=
2
2
22Im
D
C
Cy gdds            (B.3f) 
where 
gsgsCRjD ω+=11               (B.3g) 
gdgd CRjD ω+=12               (B.3h) 
Adding equation (B.3b) to equation (B.3d) reveals the following: 
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2
1
1211 )Im()Im(
D
C
yy gs
ω=+            (B.4) 
On the other hand, adding equation (B.3a) to equation (B.3c) leads to the 
following: 
2
1
2
1211 )Re()Re(
D
CR
yy gsgs
ω=+           (B.5) 
Dividing equation (B.5) by equation (B.4) eliminates D1: 
( ) ( )
( ) ( )1211
1211
ImIm
ReRe
yy
yy
CR gsgs +
+=ω            (B.6) 
The right hand side of equation (B.6) can be assumed to be equal to a variable d1; 
thus equation (B.6) can be rewritten as: 
1dCR gsgs =ω                (B.7) 
where 
⎟⎠
⎞⎜⎝
⎛+⎟⎠
⎞⎜⎝
⎛
⎟⎠
⎞⎜⎝
⎛+⎟⎠
⎞⎜⎝
⎛
=
1211
1211
1
ImIm
ReRe
yy
yy
d             (B.8) 
Also, D1 can be written in terms of d1: 
11 1 dD +=                 (B.9) 
Substituting D1 from equation (B.9) into equation (B.4), Cgs can be evaluated: 
( ) ( ) ( )( 121121 ImIm1 yydC gs +ω
+= )
)
         (B.10) 
Cgs can be substituted in equation (B.7) to get Rgs: 
( ) ( ) ( )( 121121 1 ImIm1 yyd
d
Rgs ++=          (B.11) 
Cgd and Rgd can be calculated in a similar manner. Divide equation (B.3c) by 
equation (B.3d) to remove D2: 
2dCR gdgd =ω                (B.12) 
where 
( )
( )12
12
2 Im
Re
y
y
d =                (B.13) 
D2 can be expressed in terms of d2 as: 
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22 1 jdD +=                (B.14) 
Substitute D2 into equation (B.3d) to estimate Cgd: 
( ) ( 2212 1Im dyC gd +ω= )             (B.15) 
Substitute Cgd into equation (B.12) and rearrange to get Rgd: 
( ) ( )1222 2Im1 yd
d
Rgd +−=            (B.16) 
The complex transconductance  can be evaluated from the complex 
parameters y
ωτj
megG
−=
21 and y12. The second term of y21 in equation (B.2b) can be removed by 
subtracting equation (B.2c) from (B.2b): 
1
2112 1 jd
Gyy +==              (B.17) 
G can be extracted from equation (B.17): 
⎟⎠
⎞⎜⎝
⎛ +⎟⎠
⎞⎜⎝
⎛ −= 11221 1 jdyyG            (B.18) 
The magnitude and phase of G represent gm and (-ωτ), respectively: 
( ) ( )211221 1 dyyGg m +−==          (B.19) 
( )G∠ω−=τ
1               (B.20) 
The last two parameters gds and Cds can be calculated using equations (B.3c) 
through (B.3f). Adding equation (B.3c) to equation (B.3e) results in gds, while adding 
equation (B3.d) to equation (B.3f) and rearranging results in Cds: 
( ) ( )1222 ReRe yyg ds +=            (B.21) 
( ) ( )
ω
+= 1222 ImIm yyCds            (B.22) 
In summary, equations (B.10), (B.11), (B.15), (B.16), (B.19), (B.20), (B.21), and 
(B.22) constitute the solution set of the intrinsic parameters at single-frequency 
measurements. 
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DETERMINATION OF BROADBAND 
GAIN BASED ON RESISTIVE 
FEEDBACK 
Feedback is used to reduce the nonlinear distortion products in an amplifier. As 
the output power increases, the intermodulation products will increase in magnitude. 
Resistive feedback will reduce the magnitude of these products. The most important 
application of feedback is in broadband amplifiers. Broadband amplifiers of 
increasing bandwidth can be realized simply by increasing the negative feedback, 
which of course lowers gain. When higher gain is required, more stages are cascaded 
in the final amplifier. Analysis of extracting the relation that combine the amplifier 
gain with the feedback resistance will be presented. 
Figure C.1 illustrates the MESFET transistor with shunt feedback and its 
corresponding simplified small signal model at low frequencies shunted with a 
resistance RF between gate and drain. The low frequency analysis of this circuit will 
give an understanding of the circuit operation. 
RF
+
-
V1
+
-
V2
RF
gmvi
I1 I2
+
-
vi
+
-
V1
+
-
V2
(a) (b)
 
Figure C.1. (a): MESFET with shunt feedback, (b): Feedback equivalent circuit. 
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From Y-parameter theory, the admittance matrix for the two-port network can be 
written as  
[ ] [ ][ ]VYI =                (C.1) 
or 
⎥⎦
⎤⎢⎣
⎡⎥⎦
⎤⎢⎣
⎡=⎥⎦
⎤⎢⎣
⎡
2
1
2221
1211
2
1
V
V
yy
yy
I
I            (C.2) 
where 
FR
y 111 =                (C.3a) 
FR
y 112 −=                (C.3b) 
F
m R
gy 121 −=               (C.3c) 
FR
y 122 =                (C.3d) 
The Y-parameters can be converted to the S-parameters for the design purpose. 
Then the S-parameters can be expressed in terms of the resistances and 
transconductance as follows [C.1]: 
⎥⎥⎦
⎤
⎢⎢⎣
⎡
−==
F
m
R
Zg
D
SS
2
0
2211 1
1           (C.4a) 
FDR
Z
S 012
2=                (C.4b) 
⎥⎥⎦
⎤
⎢⎢⎣
⎡ +−=
F
m R
Z
Zg
D
S 0021
2
21           (C.4c) 
where 
FF
m
R
Z
R
Zg
D 0
2
0 21 ++=             (C.4d) 
For a perfect voltage standing wave ratio in the input and output port, VSWR = 1, 
the required condition is S11 = S22 = 0. Then 
1
2
0 =
F
m
R
Zg                (C.5) 
Substituting of Eq. (C.5) into Eq. (C.4c) yields 
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0
0
21 Z
RZ
S F
−=               (C.6) 
If |RF| > Z0, |S21| is negative. Equation (C.6) indicates that the S21 parameter 
depends only on RF, not on the other S-parameters. Therefore, the gain flattening can 
be accomplished by using parallel feedback over a broadband frequency. Then 
( )210 1 SZRF +=  for |RF| > Z0        (C.7) 
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